Systems and methods for mitigating latency associated with...

Details Systems and methods for mitigating latency associated with... Systems and methods for mitigating latency associated with...

2005-01-21

2009-08-18

Abraham, Esaw T (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S776000, C714S758000, C714S799000

Reexamination Certificate

active

07577890

ABSTRACT:
Systems and methods for mitigating latency associated with error detection and correction of a data structure are disclosed. One embodiment of a system may comprise a packet generator that builds a response packet associated with a request for a data structure based on a tag portion of the data structure. The system may also comprise an error detection and correction (EDC) component that detects and corrects errors in the data structure concurrently with the building of the response packet by the packet generator.

REFERENCES:
patent: 4485471 (1984-11-01), Singh et al.
patent: 5533189 (1996-07-01), Cheong et al.
patent: 5629950 (1997-05-01), Godiwala et al.
patent: 6304992 (2001-10-01), Cypher
patent: 6453440 (2002-09-01), Cypher
patent: 6463506 (2002-10-01), McAllister et al.
patent: 6477682 (2002-11-01), Cypher
patent: 6493843 (2002-12-01), Raynham
patent: 6502218 (2002-12-01), George et al.
patent: 6519717 (2003-02-01), Williams et al.
patent: 6574768 (2003-06-01), Cypher
patent: 6584595 (2003-06-01), Cypher
patent: 7003710 (2006-02-01), Tomaru et al.
patent: 7039851 (2006-05-01), Wang et al.
patent: 7283528 (2007-10-01), Lim et al.
patent: 2002/0038442 (2002-03-01), Cypher
patent: 2007/0109099 (2007-05-01), Raphaeli et al.
Timothy J. Dell, “A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory”, IBM Microelectroniccs Division, Nov. 19, 1997, pp. 1-23.

Affiliated with

Also associated with

Rating

Systems and methods for mitigating latency associated with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for mitigating latency associated with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for mitigating latency associated with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4058701