Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2006-04-11
2006-04-11
Luu, Chuong Anh (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S297000, C438S439000, C438S647000
Reexamination Certificate
active
07026232
ABSTRACT:
The present invention facilitates semiconductor fabrication by providing methods of fabrication that mitigate leakage and apply strain to channel regions of transistor devices. A semiconductor device having gate structures, channel regions, and active regions is provided (102). Extension regions of a first type of conductivity are formed within the active regions (104). Recesses are then formed within a portion of the active regions (106). Second type recess structures are formed (108) within the recesses, wherein the second type recess structures have a second type of conductivity opposite the first type and are comprised of a strain inducing material. Then, first type recess structures are formed (110) within the recesses and on the second type recess structures, wherein the first type recess structures have the first type of conductivity and are comprised of a strain inducing material.
REFERENCES:
patent: 6121100 (2000-09-01), Andideh et al.
patent: 6165826 (2000-12-01), Chau et al.
patent: 6207482 (2001-03-01), Shih et al.
patent: 6214679 (2001-04-01), Murthy et al.
patent: 6261935 (2001-07-01), See et al.
patent: 6306702 (2001-10-01), Hao et al.
patent: 6352903 (2002-03-01), Rovedo et al.
patent: 6368926 (2002-04-01), Wu
patent: 6475853 (2002-11-01), Asamura
patent: 6522571 (2003-02-01), Salling
patent: 6541343 (2003-04-01), Murthy et al.
patent: 6797556 (2004-09-01), Murthy et al.
patent: 2004/0068674 (2004-04-01), Rodriguez et al.
Koontz Elisabeth Marley
Pacheco Rotondaro Antonio Luis
Brady III W. James
Luu Chuong Anh
McLarty Peter K.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Systems and methods for low leakage strained-channel transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for low leakage strained-channel transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for low leakage strained-channel transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3544574