Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2006-09-08
2009-08-11
Luu, Pho M. (Department: 2824)
Static information storage and retrieval
Systems using particular element
Flip-flop
C365S189060, C365S189200, C365S196000, C365S210120
Reexamination Certificate
active
07573735
ABSTRACT:
Systems and methods for reducing instability and writability problems arising from relative variations between voltages at which memory cells and logic components that access the memory cells operate by inhibiting memory accesses when the voltages are not within an acceptable operating range. One embodiment comprises a pipelined processor having logic components which receive power at a first voltage and a set of SRAM cells which receive power at a second voltage. A critical condition detector is configured to monitor the first and second voltages and to determine whether the ratio of these voltages is within an acceptable range. When the voltages are not within the acceptable range, an exception is generated, and an exception handler stalls the processor pipeline to inhibit accesses to the SRAM cells. When the voltages return to the acceptable range, the exception handler resumes the pipeline and completes handling of the exception.
REFERENCES:
patent: 5091879 (1992-02-01), Tran
patent: 6101126 (2000-08-01), Chung et al.
patent: 6144606 (2000-11-01), Pan
U.S. Appl. No. 11/558,045, Takase.
Sasaki Takehito
Takase Satoru
Kabushiki Kaisha Toshiba
Law Offices of Mark L. Berrier
Luu Pho M.
LandOfFree
Systems and methods for improving memory reliability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for improving memory reliability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for improving memory reliability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4103592