Systems and methods for enhancing performance of a coprocessor

Details Systems and methods for enhancing performance of a coprocessor Systems and methods for enhancing performance of a coprocessor

2004-01-22

2008-09-02

An, Meng-Ai (Department: 2195)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S102000, C718S108000, C711S204000, C711S213000

Reexamination Certificate

active

07421694

ABSTRACT:
Techniques for minimizing coprocessor “starvation,” and for effectively scheduling processing in a coprocessor for greater efficiency and power. A run list is provided allowing a coprocessor to switch from one task to the next, without waiting for CPU intervention. A method called “surface faulting” allows a coprocessor to fault at the beginning of a large task rather than somewhere in the middle of the task. DMA control instructions, namely a “fence,” a “trap” and a “enable/disable context switching,” can be inserted into a processing stream to cause a coprocessor to perform tasks that enhance coprocessor efficiency and power. These instructions can also be used to build high-level synchronization objects. Finally, a “flip” technique is described that can switch a base reference for a display from one location to another, thereby changing the entire display surface.

REFERENCES:
patent: 5220653 (1993-06-01), Miro
patent: 5247674 (1993-09-01), Kogure
patent: 5696927 (1997-12-01), MacDonald et al.
patent: 5742797 (1998-04-01), Celi, Jr. et al.
patent: 5777629 (1998-07-01), Baldwin
patent: 5864713 (1999-01-01), Terry
patent: 5896141 (1999-04-01), Blaho et al.
patent: 5918050 (1999-06-01), Rosenthal et al.
patent: 5930827 (1999-07-01), Sturges
patent: 6023738 (2000-02-01), Priem et al.
patent: 6049857 (2000-04-01), Watkins
patent: 6065071 (2000-05-01), Priem et al.
patent: 6069638 (2000-05-01), Porterfield
patent: 6081854 (2000-06-01), Priem et al.
patent: 6222564 (2001-04-01), Sturges
patent: 6252600 (2001-06-01), Kohli et al.
patent: 6437788 (2002-08-01), Milot et al.
patent: 6446186 (2002-09-01), Priem et al.
patent: 6477612 (2002-11-01), Wang
patent: 6496912 (2002-12-01), Fields, Jr. et al.
patent: 6518973 (2003-02-01), Blythe
patent: 6525739 (2003-02-01), Gurumoorthy et al.
patent: 6600493 (2003-07-01), Sethi et al.
patent: 6650333 (2003-11-01), Baldwin
patent: 6691180 (2004-02-01), Priem et al.
patent: 6704871 (2004-03-01), Kaplan et al.
patent: 6708273 (2004-03-01), Ober et al.
patent: 6798421 (2004-09-01), Baldwin
patent: 6859208 (2005-02-01), White
patent: 6947051 (2005-09-01), Gossalia et al.
patent: 7234144 (2007-06-01), Wilt et al.
patent: 2004/0187135 (2004-09-01), Pronovost
patent: 2004/0231000 (2004-11-01), Gosalia
patent: 2005/0168472 (2005-08-01), Gosalia
patent: WO 02/09083 (2002-01-01), None
David B.Kirk , SMART (Strategic memory allocation for real time) cache design, 1989, IEEE, 229-237.
Francesc et al., MemTo:a memory monitoring tool for a linux cluster, 2001, Springer Berlin/heidelberg, 225-232.
Intel Corp, “Accelerated Graphics Port Interface Specification, Revision 1.0,” Jul. 1996, 1-161.
Martin, K.E. et al., “Direct Rendering Infrastructure, Low-Level Design Document,” http://dri.sourceforge.net/doc/design—low—level.html, May 1999, 1-18.
Owen, J. et al., “A Multiple Direct Rendering Architecture for 3D,” http://dri.sourceforge.net/doc/design—high—level.html, Sep. 1998, 1-10.
Torvalds, L. et al., “Excerpt from the Linux Kernel, version 2.4.20,” http://www.kernel.org/pub/linux/kernel/v2.4/linux-2/4.20.tar.bz2, Nov. 2002, 1-87.
Burgess, P. et al., “BED: a multithreaded kernel for embedded systems,”Proceedings of the IFAC Workshop on Real Time Programming, Jun. 22-24, 1994, 133-138.
Macedonia, M., “The GPU enters computing's mainsream,”Computer, 2003, 36(10), 106-108.
Pétrot, F. et al., “Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect,”Proceedings Design, Automation and Test in Europe Conference and Exhibition, Mar. 3-7, 2003, Suppl. 51-56.
Kane, J. et al., “18 Graphics Cards Quick on the Draw”,BYTE/NSTL Lab Report, Feb. 1996, 142-151.
Musiari, F., “μPD7220 Graphic Display Controller IoParte”,Elettronica OGGI, 1982, 105-111.
Wong, W., “Optimizing Graphics Performance for Portable Computers”,Wescon Conference Record, Anaheim Convention Center, Nov. 17-19, 1992, 121-123.
United States Patent and Trademark Office: Non-Final Office Action dated Jan. 25, 2008, U.S. Appl. No. 10/777,797, 18 pages.
United States Patent and Trademark Office: Non-Final Office Action dated Jan. 14, 2008, U.S. Appl. No. 11/089,856, 10 paes.
United States Patent and Trademark Office: Non-Final Office Action dated Feb. 22, 2005, U.S. Appl. No. 10/748,362, 8 pages.
United States Patent and Trademark Office: Final Office Action dated Aug. 23, 2006, U.S. Appl. No. 10/779,272, 19 pages.
United States Patent and Trademark Office: Non-Final Office Action dated Mar. 22, 2006, U.S. Appl. No. 10/779,272, 23 pages.

Affiliated with

Also associated with

Rating

Systems and methods for enhancing performance of a coprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for enhancing performance of a coprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for enhancing performance of a coprocessor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3990129