Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2008-07-29
2008-07-29
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S117000
Reexamination Certificate
active
07406552
ABSTRACT:
Systems and methods for early fixed latency subtractive decoding are disclosed. The subtractive decoding device speculatively, or conditionally, acknowledges a bus transaction within a fixed time period that is the same as the time period for positive decoding. Pipelining of a new bus transaction may therefore be accomplished each new time period. A bus transaction may be retried if no acknowledgement occurs within the fixed time period.
REFERENCES:
patent: 4110823 (1978-08-01), Cronshaw et al.
patent: 5715411 (1998-02-01), Verdun
patent: 5748918 (1998-05-01), Cho et al.
patent: 5864688 (1999-01-01), Santos et al.
patent: 5892931 (1999-04-01), Cohen et al.
patent: 5968151 (1999-10-01), Williams
patent: 6076128 (2000-06-01), Kamijo et al.
patent: 6088753 (2000-07-01), Sheafor et al.
patent: 6874052 (2005-03-01), Delmonico
patent: 6934782 (2005-08-01), Stuber et al.
patent: 6993611 (2006-01-01), Ajanovic et al.
patent: 7155549 (2006-12-01), Rush et al.
patent: 7219176 (2007-05-01), Edirisooriya et al.
patent: 2002/0116562 (2002-08-01), Mathuna et al.
patent: 2004/0064616 (2004-04-01), Edirisooriya et al.
patent: 2004/0123006 (2004-06-01), Stuber et al.
patent: 2006/0282835 (2006-12-01), Bascom
“Optimal acknowledgment frequency over asymmetric space-internet links” by Wang et al. (abstract only) Publication Date: Oct. 2006.
Deal, W., “An Experimental Automatic Communication System for Air Traffic Control,” (abstract only) publication date: Jun. 1959.
Intel Corporation, 21050 PCI-to-PCI Bridge Configuration, Application Note, Order No. 278033-001, Table of Contents and p. 10, Aug. 1998.
Intel Corporation, 21154 PCI-to-PCT Bridge Configuration, Application Note, Order No. 278080-001, Table of Contents and p. 10, Oct. 1998.
Müller, Hans, “The Peripheral Component Interconnect: PCT local bus by Intel became the de facto local bus of computer industry and of future High Energy Physics Experiments,” CERN/ECP-ED0 RD24 Project, Presentation at CERN ECP, Feb. 23, 1998.
Edirisooriya Samantha J.
Jamil Sujat
Miner David E.
Nguyen Hang T.
O'Bleness R. Frank
Daley Christopher A
Marvell International Ltd.
Rinehart Mark
LandOfFree
Systems and methods for early fixed latency subtractive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for early fixed latency subtractive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for early fixed latency subtractive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2774810