Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2006-12-14
2009-06-23
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C709S230000
Reexamination Certificate
active
07552253
ABSTRACT:
A method for determining a buffer size of devices in an embedded system is disclosed. A buffer fill time (BFT) and a request response time (RRT) are determined. Next, a media data rate (MDR) and a number of bus masters (NBM) are calculated. Finally, a lowest buffer size of a device is determined according to the BFT, the MDR and NBM of the system.
REFERENCES:
patent: 5796961 (1998-08-01), O'Brien
patent: 5916309 (1999-06-01), Brown et al.
patent: 6178475 (2001-01-01), O'Brien
patent: 7000058 (2006-02-01), Mrasek
patent: 7062595 (2006-06-01), Lindsay et al.
patent: 7251702 (2007-07-01), Lee et al.
patent: 2005/0013317 (2005-01-01), Lindsay et al.
patent: 2007/0198730 (2007-08-01), Tsai et al.
Xilinx, Tri-Mode Ethernet MAC V2.1, Apr. 28, 2005.
Hsu Jung-Tsan
Tsai Wen-Chung
Daley Christopher A
Dang Khanh
Thomas Kayden Horstemeyer & Risley
Via Technologies Inc.
LandOfFree
Systems and methods for determining size of a device buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for determining size of a device buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for determining size of a device buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4099599