Systems and methods for data storage devices and controllers

Details Systems and methods for data storage devices and controllers Systems and methods for data storage devices and controllers

2009-05-05

2011-11-15

Phan, Raymond (Department: 2111)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C710S110000, C710S112000, C326S038000, C326S039000

Reexamination Certificate

active

08060674

ABSTRACT:
An integrated data storage control system provides, in a single integrated circuit, RDC, servo logic, ATA interface, microprocessor, and other formerly discrete components in one highly integrated system design. The integrated circuit is rendered using a single integrated circuit technology type (e.g., digital CMOS) for all components. Analog and digital circuits are combined in such a way as to eliminate or reduce noise or interference in digital circuits from analog circuit components. Individual elements may have their outputs and inputs MUXed together such that individual elements can be selectively switched (during testing modes) such that the integrated circuit emulates or behaves in the same or similar manner as one of the prior art components. The present invention may be applied to magnetic hard disk drives (HDDs) or other types of storage devices such as floppy disk controllers, optical disk drives (e.g., CD-ROMs and the like), tape drives, and other data storage devices.

REFERENCES:
patent: 3665415 (1972-05-01), Beard et al.
patent: 3924144 (1975-12-01), Hadamard
patent: 3925766 (1975-12-01), Bardotti
patent: 4417302 (1983-11-01), Chimienti et al.
patent: 4609995 (1986-09-01), Hasebe
patent: 4812678 (1989-03-01), Abe
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4914580 (1990-04-01), Jensen et al.
patent: 4953081 (1990-08-01), Feal et al.
patent: 5027315 (1991-06-01), Agrawal et al.
patent: 5384499 (1995-01-01), Pedersen et al.
patent: 5465343 (1995-11-01), Henson et al.
patent: 5546554 (1996-08-01), Yung et al.
patent: 5559983 (1996-09-01), Masood
patent: 5586306 (1996-12-01), Romano et al.
patent: 5596765 (1997-01-01), Baum et al.
patent: 5634081 (1997-05-01), Krakirian
patent: 5701450 (1997-12-01), Duncan
patent: 5757582 (1998-05-01), White et al.
patent: 5802270 (1998-09-01), Ko et al.
patent: 5802284 (1998-09-01), Kool et al.
patent: 5802584 (1998-09-01), Kool et al.
patent: 5826093 (1998-10-01), Assouad et al.
patent: 5860079 (1999-01-01), Smith et al.
patent: 5892957 (1999-04-01), Normoyle et al.
patent: 5905898 (1999-05-01), Qureshi et al.
patent: 5990707 (1999-11-01), Goldenberg et al.
patent: 5996054 (1999-11-01), Ledain et al.
patent: 6012106 (2000-01-01), Schumann et al.
patent: 6021477 (2000-02-01), Mann
patent: 6078984 (2000-06-01), Bubeck
patent: 6134641 (2000-10-01), Anand
patent: 6157975 (2000-12-01), Brief et al.
patent: 6192487 (2001-02-01), Douceur
patent: 6282045 (2001-08-01), Glover
patent: 6314480 (2001-11-01), Nemazie et al.
patent: 6480948 (2002-11-01), Virajpet et al.
patent: 6594716 (2003-07-01), Nemazie et al.
patent: 6618780 (2003-09-01), Popat et al.
patent: 7475173 (2009-01-01), Nemazie et al.
patent: 7529869 (2009-05-01), Nemazie et al.
patent: 2001/0056511 (2001-12-01), Nemazie et al.
patent: 2006/0010271 (2006-01-01), Nemazie et al.
patent: 96/20476 (1996-07-01), None
Cirrus Logic Inc., “Preliminary Product Bulletin CL-SH8665”, Online! Jun. 1998, pp. 1-4.
Ou M, “Embedding An Arm Risc Core Into A Complex ASIC”, Proceedings of the Annual Embedded Systems Conference, vol. 1, Apr. 1998, pp. 411-423.
Pelz G Ed—Institute of Electrical and Electronics Engineers, “Designing Circuits for Disk Drives”, Sep. 23, 2001, pp. 256-261.
Welland, D. R., et al., “A Digital Read/Write Channel with EPR4 Detection”, ISSCC Digest of Technical Papers, Feb. 1994, pp. 276-277.
Mita, S., et al., “A 150 Mb/s PRML Chip for Magnetic Disk Drives”, ISSCC Digest of Technical Papers, Feb. 1996, pp. 62-63.
Fields, J., et al. “A 200 Mb/s EPRML Channel with Integrated Servo Demodulator for Magnetic Disks”, ISSCC Digest of Technical Papers, Feb. 1997, pp. 314-315.
Tyson Tuttle, G., et al., “A 130 Mb/s Read/Write Channel with Digital Servo Detection”, ISSCC Digest of Technical Papers, Feb. 1996, pp. 64-65.
Vishakhadadtta, G., et al., “A 245 Mb/s EPR4 Read/Write Channel with Digital Timing Recovery”, ISSCC Digest of Technical Papers, Feb. 1998, pp. 388-389.
Dunn, D., “TI gives up ‘superchips”’, Electronic Buyers' News, Sep. 25, 2000, pp. 1, 124.

Affiliated with

Also associated with

Rating

Systems and methods for data storage devices and controllers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for data storage devices and controllers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for data storage devices and controllers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4293497