Systems and methods for controlling instruction throughput

Details Systems and methods for controlling instruction throughput Systems and methods for controlling instruction throughput

2005-03-08

2011-12-06

Petranek, Jacob A (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Reexamination Certificate

active

08074057

ABSTRACT:
Systems and methods for controlling instruction throughput are disclosed. One embodiment of a system may comprise a comparator that determines a difference value in an actual instructions per clock cycle throughput and a target instructions per clock cycle throughput setting, and a throttle control that sums a plurality of difference values to determine an average difference value over a plurality of clock cycles and adjusts the actual instructions per clock cycle throughput based on the average difference value.

REFERENCES:
patent: 5719800 (1998-02-01), Mittal et al.
patent: 5829879 (1998-11-01), Sanchez et al.
patent: 6029006 (2000-02-01), Alexander et al.
patent: 6304978 (2001-10-01), Horigan et al.
patent: 6564328 (2003-05-01), Grochowski et al.
patent: 6636976 (2003-10-01), Grochowski et al.
patent: 6651176 (2003-11-01), Soltis, Jr. et al.
patent: 6775787 (2004-08-01), Greene
patent: 6826704 (2004-11-01), Pickett
patent: 6931559 (2005-08-01), Burns et al.

Affiliated with

Also associated with

Rating

Systems and methods for controlling instruction throughput does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for controlling instruction throughput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for controlling instruction throughput will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4310515