Systems and methods for compensating a buffer for power supply f

Details Systems and methods for compensating a buffer for power supply f Systems and methods for compensating a buffer for power supply f

1996-05-24

1998-09-08

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Compensation for variations in external physical values

327285, 327399, 327538, 327543, H03K 1714

Patent

active

058050124

ABSTRACT:
The speed gap between rise and fall times of a buffer biased by a power supply having a power supply voltage, the speed gap varying in a first manner with respect to the power supply voltage and in a second manner inverse to the first manner with respect to a bias current supplied to the buffer, is controlled by generating the bias current such that the bias current varies inversely with respect to the power supply voltage, thereby compensating for fluctuations in the power supply voltage and maintaining the speed gap within a predetermined range when the power supply voltage is greater than a power supply voltage threshold level. The buffer may include a bias transistor controlling the bias current, with the bias current controlled by regulating the differential voltage applied to a control electrode of the bias transistor with an inverse voltage regulator including a control voltage generator for generating a control voltage varying directly with respect to the power supply voltage when the power supply voltage is less than the power supply voltage threshold level and remaining at a control voltage set point level when the power supply voltage is greater than the power supply voltage threshold level, a current feedback regulator for varying the feedback current directly with respect to the power supply voltage, and an output voltage generator for generating the differential voltage from the feedback current and the control voltage such that when the control voltage is at the control voltage set point level, the differential voltage varies inversely with respect to the feedback current.

REFERENCES:
patent: 4433252 (1984-02-01), Lewis
patent: 4791326 (1988-12-01), Vajdic et al.
patent: 4906863 (1990-03-01), Van Tran
patent: 4975599 (1990-12-01), Petrovick, Jr. et al.
patent: 5164621 (1992-11-01), Miyamoto
patent: 5300837 (1994-04-01), Fischer
patent: 5440277 (1995-08-01), Ewen et al.
patent: 5640122 (1997-06-01), McClure

Affiliated with

Also associated with

Rating

Systems and methods for compensating a buffer for power supply f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for compensating a buffer for power supply f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for compensating a buffer for power supply f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1285321