Systems and methods for addressing memory

Details Systems and methods for addressing memory Systems and methods for addressing memory

2006-03-14

2006-03-14

Lane, Jack (Department: 2185)

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

Addressing extended or expanded memory

C711S202000

Reexamination Certificate

active

07013362

ABSTRACT:
An addressing circuit includes a first set of inputs configured to receive a first set of address signals en route from the set of processors to the memory and defining a least significant address portion. The addressing circuit further includes a second set of inputs configured to intercept a second set of address signals en route from the set of processors to the memory and defining a most significant address portion. The addressing circuit also includes control circuitry configured to output a replacement set of address signals to the memory in place of the second set of address signals. The replacement set of address signals defines either the most significant address portion defined by the second set of address signals when the least significant address portion is outside a predetermined range, or a predefined most significant address portion when the least significant address portion is within the predetermined range.

REFERENCES:
patent: 4445170 (1984-04-01), Hughes et al.
patent: 4969086 (1990-11-01), Pfeiffer et al.
patent: 5144692 (1992-09-01), Baker et al.
patent: 5325517 (1994-06-01), Baker et al.
patent: 5388215 (1995-02-01), Baker et al.
patent: 5652890 (1997-07-01), Foster et al.
patent: 6717222 (2004-04-01), Zhang

Affiliated with

Also associated with

Rating

Systems and methods for addressing memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for addressing memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for addressing memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3605491