Systems and methods for actively-peaked current-mode logic

Details Systems and methods for actively-peaked current-mode logic Systems and methods for actively-peaked current-mode logic

2007-04-10

2007-04-10

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Bipolar transistor

C326S115000, C326S126000, C326S086000

Reexamination Certificate

active

10820381

ABSTRACT:
A method and apparatus for creating high speed logic circuits in a CMOS environment using current steering logic cells with actively-peaked NMOS or PMOS loads and the biasing of these logic cells is disclosed. The logic cells can include, for example, buffers, AND gates, OR gates, flip-flops, and latches. The current steering cells with actively-peaked loads can provide benefits such as reduced power consumption, smaller area, and higher speed performance over conventional devices. This performance boost is preferably achieved using NMOS followers with resistively degenerated gates to create frequency peaked transfer function of current-mode logic cells. These logic cells with actively-peaked loads can advantageously be used in circuits in which relatively good power area and performance are desired for state machine logic, parallel to serial conversions, serial to parallel conversions, and the like.

REFERENCES:
patent: 3633120 (1972-01-01), Battjes
patent: 4333020 (1982-06-01), Maeder
patent: 5202655 (1993-04-01), Hara
patent: 5216295 (1993-06-01), Hoang
patent: 5689178 (1997-11-01), Otake
patent: 5726613 (1998-03-01), Hayashi et al.
patent: 5808513 (1998-09-01), Archer
patent: 5877642 (1999-03-01), Takahashi
patent: 5889425 (1999-03-01), Kimura
patent: 5892382 (1999-04-01), Ueda et al.
patent: 5945858 (1999-08-01), Sato
patent: 6014041 (2000-01-01), Somasekhar et al.
patent: 6028454 (2000-02-01), Elmasry et al.
patent: 6084472 (2000-07-01), Gilbert
patent: 6111445 (2000-08-01), Zerbe
patent: 6320422 (2001-11-01), Koh
patent: 6340899 (2002-01-01), Green
patent: 6424194 (2002-07-01), Hairapetian
patent: 6433595 (2002-08-01), Tung
patent: 6501314 (2002-12-01), Ling
patent: 6525571 (2003-02-01), Green
patent: 6788103 (2004-09-01), Feldman et al.
patent: 2003/0122603 (2003-07-01), Green
patent: 2003/0141919 (2003-07-01), Wang et al.
patent: 2004/0088594 (2004-05-01), Canagasaby et al.
Barrie Gilbert,The Multi-tanh Principle: A Tutorial Overview, IEEE Journal of Solid-State Circuits, vol. 33, No. 1, Jan. 1998, Institute of Electrical and Electronics Engineers, Inc., pp. 2-17.
Behnam Aghdaie and Bing Sheu,Overcoming Limitations of Lumped MOS Models, Circuits & Devices, Mar. 2000, pp. 19-26.
Allam, M, et al., “Dynamic Current Mode Logic (DyCML): A New Low-Power High Performance Logic Style,”IEEE Journal of Solid-State Circuits, vol. 36, No. 3, (Mar. 2001), Institute of Electrical and Electronics Engineers, Inc., pp. 550-558.
Hara, S., et al., “Broad-band Monolithic Microwave Active Inductor and Its Application to Miniaturized Wide-Band Amplifiers,”IEEE Transactions on Microwave Theory and Techniques, vol. MTT-36, No. 12, (Dec. 1998) Institute of Electrical and Electronics Engineers, Inc., pp. 1920-1924.
Kiaei, S., et al., “CMOS Source-Coupled Logic for Mixed-Mode VLSI,”IEEE International Symposium on Circuits and Systems(23rd: 1990: New Orleans), Institute of Electrical and Electronics Engineers, Inc., pp. 1608-1611 no month.
Kundan, J., et al., “Enhanced Folded Source-Coupled Logic Technique for Low-Voltage Mixed-Signal Integrated Circuits,”IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, No. 8 (Aug. 2000) Institute of Electrical and Electronics Engineers, Inc., pp. 810-817.
Tanabe, A., et al., “0.18-μm CMOS 10-Gb/s Multiplexer/Demultiplexer ICs Using Current Mode Logic with Tolerance to Threshold Voltage Fluctuation,”IEEE Journal Solid-State Circuits, vol. 36, No. 6 (Jun. 2001) Institute of Electrical and Electronics Engineers, Inc., pp. 988-996.
Yamashina, M, et al., “An MOS Current Mode Logic (MCML) Circuit For Low-Power Sub-Ghz Processors,”IEICE Transactions on Electronics, vol. E75-C (Oct. 1992), Institute of Electronics, Information and Communication Engineers, pp. 1181-1187.

Affiliated with

Also associated with

Rating

Systems and methods for actively-peaked current-mode logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for actively-peaked current-mode logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for actively-peaked current-mode logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3724385