Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2006-08-03
2010-12-14
Chase, Shelly A (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
Reexamination Certificate
active
07853862
ABSTRACT:
A method for forming a plurality of parity check matrices for a plurality of data rates for use in a Low-Density Parity-Check (LDPC) decoder, comprises establishing a first companion exponent matrix corresponding to a first parity check matrix for a first data rate, and partitioning the first parity check matrix and the first companion exponent matrix into sub-matrices such that the first parity check matrix is defined using a cyclical shift of an identity matrix.
REFERENCES:
patent: 3703705 (1972-11-01), Patel
patent: 3745526 (1973-07-01), Hong et al.
patent: 5425038 (1995-06-01), Chen
patent: 6715121 (2004-03-01), Laurent
patent: 7178080 (2007-02-01), Hocevar
patent: 7246304 (2007-07-01), Kim
patent: 7395490 (2008-07-01), Richardson et al.
patent: 2008/0263425 (2008-10-01), Lakkis
patent: 07019187 (2007-02-01), None
Min-Seok Oh et al., Scalable LDPC coding for OFDMA, Aug. 13, 2004, IEEE 802.16 Broadband wireless access working group, <http://ieee802.org/16> retrived from google.com on Mar. 9, 2010, p. 1 to 10.
International Preliminary Report on Patentability- PCT/US2006/030145, The International Bureau of WIPO- Geneva, Switzerland.
Written Opinion- PCT/US2006/030145, International Search Authority- US, Jul. 12, 2007.
International Search Report- PCT/US2006/030145, International Search Authority- US, Jul. 12, 2007.
M. Mansour et al., “High-Throughput LDPC Decoders,” IEEE Transactions on Very Large Scale Integration systems, vol. 11, No. 6, Dec. 2003.
Guilloud, “Architecture generique de decodeur de codes LDPC,” Jul. 2, 2004, These Presentee Pour Obtenir Le Grade de Docteur de L'Ecolenationel Superieure Des Telecommunications, XP002370625.
Richardson, et al., “Efficient Encoding of Low-Density Parity-Check Codes,” Feb. 1, 2001, IEEE Transactions on Information Theory, US, XP011027880.
Sha, et al., “Efficient Decoder irnpienentation for QC-LDPC Codes,” Jun. 1, 2006. Communications, Circuits and Systems Proceedings, 2006 International Conference on, IEEE, PI, pp. 2498-2502, XP031010935.
Yadav, et al., “Design and Implementation of LDPC Codes for DVB-S2,” , 2005, Conf. record of the 39th Asilomer Conf. on Signals, Systems and Computers, Oct. 28-Nov. 1, 2005, USA, pp. 723-728, XP010900097.
International Search Report - PCT/US09/046175, International Searching Authority - European Patent Office, Oct. 8, 2009.
Written Opinion—PCT/US09/046175, International Searching Authority—European Paient Office, Oct. 8, 2009.
Chase Shelly A
QUALCOMM Incorporated
Vo Dang M.
LandOfFree
Systems and methods for a turbo low-density parity-check... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for a turbo low-density parity-check..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for a turbo low-density parity-check... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4164075