Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2007-04-17
2009-12-01
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Systems using particular element
Flip-flop
C365S156000, C365S188000, C365S189050, C365S190000, C365S202000, C365S181000, C365S230050
Reexamination Certificate
active
07626850
ABSTRACT:
Various systems and methods for implementing memory devices are disclosed. For example, some embodiments of the present invention provide sub-threshold memory devices that include a differential bit cell. Such a differential bit cell includes two PMOS transistors, two NMOS transistors, and two inverters. The source of the first PMOS transistor and the source of the second PMOS transistor are electrically coupled to a bit line input, and the source of the first NMOS transistor and the source of the second NMOS transistor are electrically coupled to the bit line input. The gate of the first NMOS transistor and the gate of the second NMOS transistor are electrically coupled to a word line input. The gate of the first PMOS transistor and the gate of the second PMOS transistor are electrically coupled to an inverted version of the word line input. The drain of the first PMOS transistor is electrically coupled to the drain of the first NMOS transistor, and the drain of the second PMOS transistor is electrically coupled to the drain of the second NMOS transistor. In addition, the drain of the first PMOS transistor is electrically coupled to the drain of the second PMOS transistor by the first inverter, and the drain of the second PMOS transistor is electrically coupled to the drain of the first PMOS transistor by the second inverter.
REFERENCES:
patent: 6026012 (2000-02-01), Hsue
patent: 6920061 (2005-07-01), Bhavnagarwala et al.
patent: 7130238 (2006-10-01), Yu et al.
patent: 2003/0103398 (2003-06-01), Van Tran
patent: 2004/0079978 (2004-04-01), Kang et al.
patent: 2005/0216806 (2005-09-01), Verwegen
patent: 2006/0250880 (2006-11-01), Ramaraju et al.
patent: 200077495 (1993-07-01), None
patent: 100229857 (1999-11-01), None
patent: 1020050112972 (2005-12-01), None
patent: 1020060031203 (2006-04-01), None
U.S. Appl. No. 11/736,419, filed Apr. 17, 2007, Charles M. Branch.
Commissioner, International Searching Authority, Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, date of mailing Sep. 29, 2008, International Application No. PCT/US2008/060581, International Filing Date Apr. 17, 2008.
Bartling Steven C.
Branch Charles M.
Brady III Wade J.
Hidalgo Fernando N
Ho Hoai V
Patti John J.
Telecky , Jr. Frederick J.
LandOfFree
Systems and devices for implementing sub-threshold memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and devices for implementing sub-threshold memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and devices for implementing sub-threshold memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4070268