Systematic generation of scenarios from specification sheet

Details Systematic generation of scenarios from specification sheet Systematic generation of scenarios from specification sheet

2011-03-08

2011-03-08

Rossoshek, Helen (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C703S013000, C703S014000, C703S022000

Reexamination Certificate

active

07904843

ABSTRACT:
A method of generating a scenario includes generating a specification model by describing a specification in a predetermined descriptive language, extracting a plurality of operations from the specification model, generating a plurality of operation descriptions, each of which corresponds to one of the operations and includes an operation name and a constraint condition, generating at least one cause-effect graph that combines the operations based on the operation descriptions, and extracting as a scenario a series of operations from the cause-effect graph.

REFERENCES:
patent: 5249151 (1993-09-01), Chang et al.
patent: 5892947 (1999-04-01), DeLong et al.
patent: 6789054 (2004-09-01), Makhlouf
patent: 7099809 (2006-08-01), Dori
patent: 7107191 (2006-09-01), Stewart et al.
patent: 7236965 (2007-06-01), Iyer
patent: 7260501 (2007-08-01), Pattipatti et al.
patent: 7275231 (2007-09-01), Murthy et al.
patent: 7290193 (2007-10-01), Kadkade et al.
patent: 7536277 (2009-05-01), Pattipatti et al.
patent: 2002/0062296 (2002-05-01), Nakisa
patent: 2003/0046029 (2003-03-01), Wiener et al.
patent: 2004/0034543 (2004-02-01), Bartsch
patent: 2007/0050180 (2007-03-01), Dori
patent: 2007/0074180 (2007-03-01), Hinchey et al.
patent: 2008/0004840 (2008-01-01), Pattipatti et al.
patent: 8-235024 (1996-09-01), None
patent: 2002-297412 (2002-10-01), None
Ryosuke Oishi, Qiang Zhu, Tsuneo Nakata, Masataka Mine, Ken'ichiro Kuroki, Yoichi, Endo, Takashi Hasegawa, “A methodology for high-level verification with UML,” 2004 Proceedings of DA symposium, Jul. 2004.
Q. Zhu, R. Oishi, T. Hasegawa, T. Nakata, “ System-On-Chip Validation using UML and CML,” CODES+ISSS 2004, Sep. 2004.
Qiang Zhu et al., “System-On-Chip Verification Process Using UML,” <<UML>> 2004, Nov. 2004.
Japanese Office Action mailed on Sep. 29, 2009 and issued in corresponding Japanese Patent Application 2006-080801.

Affiliated with

Also associated with

Rating

Systematic generation of scenarios from specification sheet does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systematic generation of scenarios from specification sheet, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systematic generation of scenarios from specification sheet will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2747187