Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-01-09
2007-01-09
Baker, Stephen M. (Department: 2133)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S746000, C714S819000
Reexamination Certificate
active
10779805
ABSTRACT:
An integrated circuit includes a plurality of processing stages each including processing logic1014, a non-delayed signal-capture element1016, a delayed signal-capture element1018and a comparator1024. The non-delayed signal-capture element1016captures an output from the processing logic1014at a non-delayed capture time. At a later delayed capture time, the delayed signal-capture element1018also captures a value from the processing logic1014. An error detection circuit1026and error correction circuit1028detect and correct random errors in the delayed value and supplies an error-checked delayed value to the comparator1024. The comparator1024compares the error-checked delayed value and the non-delayed value and if they are not equal this indicates that the non-delayed value was captured too soon and should be replaced by the error-checked delayed value. The non-delayed value is passed to the subsequent processing stage immediately following its capture and accordingly error recovery mechanisms are used to suppress the erroneous processing which has occurred by the subsequent processing stages, such as gating the clock and allowing the correct signal values to propagate through the subsequent processing logic before restarting the clock. The operating parameters of the integrated circuit, such as the clock frequency, the operating voltage, the body biased voltage, temperature and the like are adjusted so as to maintain a finite non-zero error rate in a manner that increases overall performance.
REFERENCES:
patent: 4414669 (1983-11-01), Heckelman et al.
patent: 5111458 (1992-05-01), Hara
patent: 5203003 (1993-04-01), Donner
patent: 5313625 (1994-05-01), Hess et al.
patent: 5515381 (1996-05-01), Chan
patent: 5553232 (1996-09-01), Wilhite et al.
patent: 5615263 (1997-03-01), Takahashi
patent: 5627412 (1997-05-01), Beard
patent: 6188610 (2001-02-01), Kakizoe et al.
patent: 6476643 (2002-11-01), Hugues et al.
patent: 6708284 (2004-03-01), Smith
patent: 6711712 (2004-03-01), Quach
patent: 7043679 (2006-05-01), Keltcher et al.
patent: 7055060 (2006-05-01), Nguyen et al.
patent: 2001/0016927 (2001-08-01), Poisner
patent: 2004/0199821 (2004-10-01), Flautner et al.
patent: 2004/0239397 (2004-12-01), Mudge et al.
patent: 2005/0022094 (2005-01-01), Mudge et al.
patent: 0 366 331 (1990-05-01), None
patent: 0 374 420 (1990-06-01), None
patent: 0 653 708 (1995-05-01), None
patent: 60-20398 (1985-02-01), None
patent: 62-24498 (1987-02-01), None
patent: 809350 (1981-02-01), None
patent: WO 00/54410 (2000-09-01), None
patent: WO 01/46800 (2001-06-01), None
patent: WO 2004/084072 (2004-09-01), None
N. Kanekawa et al, “Fault Detection and Recovery Coverage Improvement by Clock Synchronized Suplicated Systems with Optimal Time Diversity”Fault-Tolerant Computing, Jun. 1998, pp. 196-200.
“ARM710 Data Sheet” Dec. 1994, Advanced RISC Machines Ltd. (ARM).
Austin Todd Michael
Blaauw David Theodore
Flautner Krisztian
Mudge Trevor Nigel
ARM Limited
Baker Stephen M.
Nixon & Vanderhye P.C.
University of Michigan
LandOfFree
Systematic and random error detection and recovery within... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systematic and random error detection and recovery within..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systematic and random error detection and recovery within... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3761878