Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2007-05-04
2011-11-15
An, Meng (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S100000, C710S020000, C710S200000
Reexamination Certificate
active
08060880
ABSTRACT:
Locks which protect data structures used within atomic sections of concurrent programs are inferred from atomic sections and acquired in a manner to avoid deadlock. Locks may be inferred by expression correspondence using a backward inter-procedural analysis of an atomic section. Locks may be sorted according to a total order and acquired early in an atomic section to prevent deadlock. Multiple granularity of locks are determined and employed. Fine grained locks may be inferred and acquired to reduce contention. Coarse grained locks may be determined and substituted for fine grained locks when necessary for unbounded locations or to reduce the number of finer grained locks.
REFERENCES:
patent: 4716528 (1987-12-01), Crus et al.
patent: 5414839 (1995-05-01), Joshi
patent: 5442763 (1995-08-01), Bartfai et al.
patent: 5737611 (1998-04-01), Vicik
patent: 6047358 (2000-04-01), Jacobs
patent: 6144983 (2000-11-01), Klots et al.
patent: 6304924 (2001-10-01), Varma
patent: 6314563 (2001-11-01), Agesen et al.
patent: 6418438 (2002-07-01), Campbell
patent: 6662364 (2003-12-01), Burrows et al.
patent: 6795901 (2004-09-01), Florek et al.
patent: 6910039 (2005-06-01), Daynes
patent: 6950945 (2005-09-01), Pfister et al.
patent: 6963872 (2005-11-01), Whang et al.
patent: 2005/0010729 (2005-01-01), Silvera et al.
patent: 2005/0086031 (2005-04-01), Yoshida et al.
patent: 2007/0101327 (2007-05-01), Burdick et al.
Michael Hicks, Jeffrey S. Foster, Polyvios Pratikakis; Lock Inference for Atomic Sections; Apr. 14, 2006, in First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing (TRANSACT), pp. 1-6.
Michael Emmi, Jeffrey S. Fischer, Ranjit Jhala, Rupak Majumdar; Lock Allocation; POPL'07, Jan. 17-19, 2007 ACM.
“Autolocker: Synchronization Inference for Atomic Sections,” by Bill McCloskey, Feng Zhou, David Gay and Eric Brewer, UC Berkeley, Intel Research, Copyright 2006 ACM, [online] [retrieved on Nov. 27, 2006], 13 pgs. Retrieved from the Internet: http://berkeley.intel-research.net/dgay/pubs/06-popl-autolocker.pdf.
“First Year Report—Path Inference for Atomic Sections,” by Dave Cunningham, date unknown, [online] [retrieved on Nov. 27, 2006], 25 pgs. Retrieved from the Internet: http://www.doc.ic.ac.uk/˜dc04/1st—year—report.pdf.
“Lock Allocation,” by Michael Emmi, Jeffrey S. Fischer, Ranjit Jhala and Rupak Majumdar, UC Los Angeles, UC San Diego, Copyright 2007 ACM, [online] [retrieved on Nov. 27, 2006], 6 pgs. Retrieved from the Internet: www.cs.ucla.edu/˜fischer/papers/pop107—locking.ps.
“Lock Inference for Systems Software,” by John Regehr and Alastair Reid, School of Computing, University of Utah, date unknown, [online] [retrieved on Nov. 27, 2006], 6 pgs. Retrieved from the Internet: http://www.cs.utah.edu/flux/papers/tsl-acp4is.pdf.
Cherem Sigmund Isy
Chilimbi Trishul Amit Madhukar
Gulwani Sumit
An Meng
Ghaffari Abu
Microsoft Corporation
Workman Nydegger
LandOfFree
System using backward inter-procedural analysis for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System using backward inter-procedural analysis for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System using backward inter-procedural analysis for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4254306