Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-09-19
2006-09-19
Rinehart, Mark H. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S313000, C710S310000, C710S029000
Reexamination Certificate
active
07111105
ABSTRACT:
A method and architecture optimizes transaction ordering in a hierarchical bridge environment. A parent-bridge is one level above a child-bridge, which in turn is one level above a grand-child component. The parent-bridge is a bridge-bridge. The child-bridge can be a bus-bridge or a bridge-bridge. The grand-child component can be a bus, a bus-bridge or a bridge-bridge. A parent-bridge is connected to a child-bridge via child-links, the child-bridge connected to grandchild-links, and the parent-bridge having multiple transaction order queues (TOQs) per child-link. Ideally, the parent-bridge has one TOQ for each grandchild-link where the parent-bridge applies separate transaction ordering for each of the grandchild-links. However, at a minimum, the system uses at least two TOQs per child-link, and as such, provides a higher level of transaction throughput than systems using one TOQ per child-link. The child-bridge sends a signal to the parent-bridge identifying from which grandchild-link a transaction was sent.
REFERENCES:
patent: 5381528 (1995-01-01), Brunelle
patent: 5594878 (1997-01-01), Shibata et al.
patent: 5717876 (1998-02-01), Robertson
patent: 5894587 (1999-04-01), Normoyle et al.
patent: 5915104 (1999-06-01), Miller
patent: 6076130 (2000-06-01), Sharma
patent: 6119191 (2000-09-01), Neal et al.
patent: 6138192 (2000-10-01), Hausauer
patent: 6205506 (2001-03-01), Richardson
patent: 6219737 (2001-04-01), Chen et al.
patent: 6233641 (2001-05-01), Graham et al.
patent: 6301630 (2001-10-01), Chen et al.
patent: 6615295 (2003-09-01), Shah
patent: 6694397 (2004-02-01), Lackey et al.
Jones, O.M., Lucenti, M.J., Jr., “Flexible Collaborative Support: an architecture and application”, Oct. 2000, System, Man and Cybernetics, 2000 IEEE International Conference.
PCI Special Interest Group, “PCI-to-PCI Bridge Architecture Specification”, 1998, Rev. 1.1, pp. 11-13, 19-30.
PCI Special Interest Group, “PCI-X Addendum to the PCI Local Bus Specification”, 1999, Rev. 1.0, p. 39.
Dastidar Jaideep
Hensley Ryan J.
Shah Paras
Hewlett--Packard Development Company, L.P.
King Justin
Rinehart Mark H.
LandOfFree
System to optimally order cycles originating from a single... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System to optimally order cycles originating from a single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System to optimally order cycles originating from a single... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3538827