Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2000-09-13
2002-08-27
Wiley, David (Department: 2155)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
Reexamination Certificate
active
06442632
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention pertains to the field of computer systems. More particularly, this invention relates to a system resource arbitration mechanism in a host bridge.
2. Background
Prior computer systems commonly include a central processing unit (CPU) that communicates with various computer system elements via a host bus. Prior computer systems may also include a peripheral bus that enables communication among a variety of peripheral components. Such a computer system typically includes a host bridge that enables communication between the host bus and the peripheral bus. Such a host bridge typically enables the CPU to access bus agents coupled to the peripheral bus and may enable the bus agents coupled to the peripheral bus to access system resources such as a main memory for the computer system.
Such a computer system typically implements an arbitration mechanism that coordinates accesses to system resources from the host bus and the peripheral bus. For example, such an arbitration mechanism is required to coordinate between main memory accesses by the CPU and main memory accesses by the various bus agents coupled to the peripheral bus. In addition, such an arbitration mechanism typically coordinates between accesses that originate with the CPU and that are targeted for a bus agent on the peripheral bus and accesses that originate on the peripheral bus that are targeted either for a system resource or another bus agent coupled to the peripheral bus.
One type of prior computer system implements a relatively simple arbitration mechanism that employs a set of hold/hold acknowledge bus control signals coupled to the CPU. Such a simple arbitration mechanism asserts the hold signal to the CPU whenever access to system resources is required by one of the bus agents coupled to the peripheral bus. The CPU usually responds to the hold signal from the arbitration mechanism by returning the hold acknowledge signal after completing activity underway on the host bus and any required data coherency transactions.
Such a hold/hold acknowledge implementation provides a relatively low cost arbitration mechanism for a computer system. Unfortunately, such simple hold/hold acknowledge arbitration mechanisms severely limit the performance of the computer system. For example, such arbitration mechanisms usually do not allow concurrent bus transactions over the host bus and the peripheral bus. In addition, such arbitration mechanisms usually do not allow communication between bus agents coupled to the peripheral bus while the CPU is accessing a system resource such as the main memory. Moreover, such a hold/hold acknowledge arbitration mechanism typically requires a long latency between the assertion of the hold signal by the arbitration mechanism and the hold acknowledge response by the CPU. Such long latencies decrease the overall bandwidth available for data transfer in such a system.
Other prior computer systems may implement relatively complex arbitration mechanism. For example, one such computer system employs an arbitration hold/back-off signaling protocol to the CPU on the host bus that allows full concurrent operation between the host bus and the peripheral bus. Such an arbitration hold/back-off signaling protocol typically decreases the latency required for the arbitration mechanism to gain control over the host bus. Unfortunately such an arbitration mechanism usually requires a relatively complex set of arbiter logic in order to ensure proper data flow and data coherency in the system. Such complex arbiter logic typically increases the overall cost of such a computer system.
SUMMARY OF THE INVENTION
One object of the present invention is to provide a host bridge with an arbiter that enables a CPU to access main memory while the host bridge completes data transfer posted by the CPU for transfer over the peripheral bus.
Another object of the present invention is to enable a CPU to main memory access to complete in parallel with the start of a main memory access that originates on the peripheral bus.
Another object of the present invention is to enable concurrency between CPU to main memory accesses and communication transactions on the peripheral bus between peripheral bus agent peers.
These and other objects are provided by a computer system that includes a system resource and a host bridge that enables access to the system resource from a CPU via a host bus and from a set of bus agents via a peripheral bus. The host bridge provides an arbiter that implements a separate set of priority classes to the CPU and to the bus agents on the peripheral bus for coordinating access to the system resource. For one embodiment, the priority classes for the CPU include a CPU high state and a CPU low state. The arbiter grants priority to the CPU while in the CPU high state and grants access to the separately prioritized bus agents on the peripheral bus while in the CPU low state. The host bridge includes a programmable latency timer that determines an amount of time that the CPU stays in the CPU high state and a programmable watchdog timer that indicates an inactivity time for the CPU for removing the CPU to the CPU low state.
Other features and advantages of the present invention will be apparent from the accompanying drawings, and from the detailed description that follows below.
REFERENCES:
patent: 4332011 (1982-05-01), Epstein et al.
patent: 5046041 (1991-09-01), Lecocq et al.
patent: 5133062 (1992-07-01), Joshi et al.
patent: 5193194 (1993-03-01), Gruender, Jr. et al.
patent: 5265211 (1993-11-01), Amini et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5396602 (1995-03-01), Amini et al.
patent: 5434983 (1995-07-01), Yaso et al.
patent: 5450551 (1995-09-01), Amini et al.
patent: 5517650 (1996-05-01), Bland
patent: 5519837 (1996-05-01), Tran
patent: 5519838 (1996-05-01), Ziegler et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5535340 (1996-07-01), Bell et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5557754 (1996-09-01), Sone et al.
patent: 5581782 (1996-12-01), Sarangdhar et al.
patent: 5619661 (1997-04-01), Crews et al.
patent: 5713025 (1998-01-01), Molmar et al.
Dodd James M.
Hayek George
Kundu Aniruddha
Langendorf Brian
MacWilliams Peter D.
LandOfFree
System resource arbitration mechanism for a host bridge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System resource arbitration mechanism for a host bridge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System resource arbitration mechanism for a host bridge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2962499