System monitor in a programmable logic device

Details System monitor in a programmable logic device System monitor in a programmable logic device

2006-11-21

2006-11-21

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Reliability

C326S038000, C326S041000

Reexamination Certificate

active

07138820

ABSTRACT:
Method and apparatus for a system monitor (20) embedded in a programmable logic device (10, 50, 60) are described. The system monitor (20) includes a dynamic reconfiguration port interface (205) for configuring or reconfiguring the system monitor (20) during operation thereof. The system monitor (20) includes an analog-to-digital converter (200) which is reconfigurable responsive to input via a dynamic reconfiguration port (201).

REFERENCES:
patent: 5305003 (1994-04-01), Han
patent: 6140860 (2000-10-01), Sandhu et al.
patent: 6535798 (2003-03-01), Bhatia et al.
patent: 6642751 (2003-11-01), Quinn
patent: 6732354 (2004-05-01), Ebeling et al.
patent: 6836839 (2004-12-01), Master et al.
patent: 6851047 (2005-02-01), Fox et al.
patent: 6956512 (2005-10-01), San et al.
patent: 2002/0000831 (2002-01-01), Smith
patent: 2002/0138716 (2002-09-01), Master et al.
patent: 2002/0149972 (2002-10-01), Lamb et al.
patent: 2003/0034848 (2003-02-01), Norman et al.
patent: 2003/0105949 (2003-06-01), Master et al.
patent: 2003/0154357 (2003-08-01), Master et al.
patent: 2004/0030736 (2004-02-01), Scheuermann
patent: 2004/0078403 (2004-04-01), Scheuermann et al.
patent: 2005/0044344 (2005-02-01), Stevens
patent: 2001 085622 (2001-03-01), None
Raphael David et al.; “DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints”; Copyright 2002 IEEE; pp. 1-8, no month.
U.S. Appl. No. 10/231,541, filed Aug. 29, 2002, Quinn.
U.S. Appl. No. 10/377,857, filed Feb. 28, 2003, Blodget et al.
U.S. Appl. No. 10/683,944, filed Oct. 10, 2003, Young.
U.S. Appl. No. 10/837,171, filed Apr. 30, 2004, Collins et al.
U.S. Appl. No. 10/837,330, filed Apr. 30, 2004, Goetting et al.
U.S. Appl. No. 10/837,331, filed Apr. 30, 2004, Vadi et al.
Ken Chapman; XAPP627 (v1.1); “PicoBlaze 8-Bit Microcontroller for Virtex-II Series Devices”; Feb. 4, 2003; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-44.
Nicholas Cravotta; “Sense of Self: enabling systems to monitor—and control—their environment”; Oct. 25, 2001; EDN; available from www.ednmag.com; pp. 53-60.
Nicholas Cravotta; “Sense of Self: enabling systems to monitor - and control - their environment”; Oct. 25, 2001; EDN; available from www.ednmag.com; pp. 1-6.

Affiliated with

Also associated with

Rating

System monitor in a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System monitor in a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System monitor in a programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3671255