Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-11-07
2009-02-17
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S145000, C711S202000, C711S122000
Reexamination Certificate
active
07493453
ABSTRACT:
A system for memory management including a tag cache in communication with one or more cache devices in a storage hierarchy is provided. The tag cache includes tags of recently accessed memory blocks, each tag corresponding to one of the memory blocks and each tag including tag contents. The tag contents include a memory block real address and one bit for every memory line in the memory block. The bits are referred to as prefetch bits. Each of the prefetch bits is reset to a non-prefetch status with a selected probability of between zero and one. The tag contents control which memory lines of the corresponding memory block are prefetched into at least one of the cache devices. The tag contents are updated using a selected subset of processor references. The subset is referred to as filtered references. The tag contents are modified probabilistically at selected times or events.
REFERENCES:
patent: 4807110 (1989-02-01), Pomerene et al.
patent: 5361391 (1994-11-01), Westberg
patent: 5418973 (1995-05-01), Ellis
patent: 5544342 (1996-08-01), Dean
patent: 5715421 (1998-02-01), Akiyama et al.
patent: 5761706 (1998-06-01), Kessler et al.
patent: 5796971 (1998-08-01), Emberson
patent: 5887151 (1999-03-01), Raz et al.
patent: 6134643 (2000-10-01), Kedem et al.
patent: 6182133 (2001-01-01), Horvitz
patent: 6182201 (2001-01-01), Arimilli et al.
patent: 6286075 (2001-09-01), Stracovsky et al.
patent: 6314494 (2001-11-01), Keltcher
patent: 6535961 (2003-03-01), Wilkerson et al.
patent: 6560676 (2003-05-01), Nishimoto
patent: 6598123 (2003-07-01), Anderson et al.
patent: 6606617 (2003-08-01), Bonner et al.
patent: 6678795 (2004-01-01), Moreno et al.
patent: 6687794 (2004-02-01), Malik
patent: 2003/0221069 (2003-11-01), Azevedo et al.
patent: 2004/0030840 (2004-02-01), Hesse et al.
patent: 0173893 (1986-03-01), None
patent: 8161230 (1996-06-01), None
A. C. Klaiber et al., “An Architecture for Software-Controlled Data Prefetching”, University of Washington, ACM, pp. 43-53, 1991.
“An Effective on-chip preloading scheme to reduce data access penalty”, Baer etal., IEEE publication, Nov. 1991.
P. G. Emma et al., “Early Prefetch Buffer”, IBM Technical Disclosure Bulletin, vol. 34, No. 10B, Mar. 1992, pp. 63-64.
Adaptive Variation of the Transfer Unit in a Storage Hierarchy, IBM J. Res. Develop., vol. 22, No. 4, Jul. 1978, pp. 405-412—by P.A. Franaszek and B. T. Bennett.
Distributed Prefetch-buffer/Cache Design for High Performance Memory Systems, pp. 254-263, Departments of Computer Science and Electrical Engineering, Duke University, Durham, NC, 1996—by Thomas Alexander and Gershon Kedem.
DRAM-Page Prediction and Prefetching, pp. 267-275, Computer Science Department, Duke University, Durham, NC, 2000 by Haifeng Yu and Gershon Kedem.
On the Stability of Temporal Data Reference Profiles, Microsoft Research, Redmond, WA—by Trishul M. Chilimbi, Proceedings of the 2001 International Conf. on Parallel Architectures and Compilation Techniques—2001, Sept. 8-12, 2001, 11 pages.
Tcp: Tag Correlating Prefetchers, by Zhigang Hu of IBM Corp.; Margaret Martonosi of Princeton University; and Stefanos Kaxiras of Agere Systems, High-Performance Computer Architecture, 2003, HPCA-9 2003 Proceedings, The Ninth Intern Symposium, Feb. 8-12, 2003, 11 pages.
Performance Study of the Filter Data Cache on a Superscalar Processor Architecture, by Julio Sahuquillo, Salvador Petit and Ana Pont of Universidad Politechnica de Valencia, Spain and Veljko Milutinovic of University of Belgrade, Yugoslavia, MEDEA Workshop Oct. 19, 2000, 8 pages.
A Data Cache with Multiple Cashing Strategies Tuned to Different Types of Locality, by Antonio Gonzalez, Carlos Aliagas and Mateo Valero of Universitat Politecnica de Catalunya, 1995 International Conf. on Supercomputing , Barcelona, Spain, Jul. 3-7, 1995, 12 pages.
Filtering Superfluous Prefetches using Density Vectors by Wei-Fen Lin, Steven K. Reinhardt of University of Michigan; Doug Burger of University of Texas at Austin; and Thomas R. Puzak of IBM Corporation, Computer Design 2001, ICCD 2001, Proceedings 2001 International Conference, 10 pages.
Page Fault Behavior and Prefetching in Software DSMs, by Ricardo Bianchini, Raquel Pinto, and Claudio L. Amorim of Federal University of Rio de Janeiro, Brazil, Technical Report ES-401/96, Jul. 1996.
Adaptive Caching for Demand Prepaging, by Scott F. Kaplan, Lyle A. McGeoch, and Megan F. Cole of Amherst College, Massachusetts—ISMM '02, Jun. 20-21, 2002, Berlin Germany.
Time Series Prediction using Recurrent SOM with Local Linear Models, Research Reports B15, Oct. 1997—by Timo Koskela, Markus Varsta, Jukka Heikkonen, and Kimmo Kashi of Helsinki University of Technology, Finland.
Temporal Sequence Processing using Recurrent SOM, by Timo Koskela, Markus Varsta, Jukka Heikkonen, and Kimmo Kaski of Helsinki University of Technology, Finland, Knowledge-Based Intelligent Electronic Systems, 1998, Proceedings Second International Conf, Apr. 21-23, 1998, vol. 1, 9 pages.
“Anticipating Most-Recently-Used Change in MRU Caches”, IBM Technical Disclosure Bulletin, vol. 36, Issue No. 9A, pp. 147-148, Sept. 1993.
“Cache Line Prefetch for Translations with Hashed Page Table,” IBM Technical Disclosure Bulletin, vol. 37, Innue No. 11, pp. 221-222, Nov. 1994.
Franaszek Peter A.
Lastras Luis A.
Bataille Pierre-Michel
Cantor & Colburn LLP
International Business Machines - Corporation
Jennings Derek
LandOfFree
System, method and storage medium for prefetching via memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System, method and storage medium for prefetching via memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System, method and storage medium for prefetching via memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4053146