Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2006-01-10
2006-01-10
Reyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C707S793000, C707S793000, C711S001000, C711S006000, C711S100000, C711S170000, C711S171000, C711S172000
Reexamination Certificate
active
06985976
ABSTRACT:
Method, system, apparatus and computer program product for memory management. In one embodiment the method includes: configuring a first memory including allocating at least one node; and defining a status including: defining a class list, wherein each node is capable of storing a class instance corresponding to a class selected from said class list; and defining a node list to identify an allocation status of each node including an available status, and an allocated status; receiving an allocation request including a class identifier, responding to the allocation request with a node identifier representing said available node and updating the available node allocation status; otherwise responding with a failure indication; and receiving a deallocation request and responding to said deallocation request by updating the allocation status to the available status. A system, router, computer program and computer program product are also disclosed.
REFERENCES:
patent: 4800521 (1989-01-01), Carter et al.
patent: 5247677 (1993-09-01), Welland et al.
patent: 5260868 (1993-11-01), Gupta et al.
patent: 5301312 (1994-04-01), Christopher et al.
patent: 5465335 (1995-11-01), Anderson
patent: 5530879 (1996-06-01), Crump et al.
patent: 5619409 (1997-04-01), Schultz et al.
patent: 5636124 (1997-06-01), Rischar et al.
patent: 5640563 (1997-06-01), Carmon
patent: 5701481 (1997-12-01), Hosaka et al.
patent: 5781187 (1998-07-01), Gephardt et al.
patent: 5872909 (1999-02-01), Wilner et al.
patent: 5938708 (1999-08-01), Wallace et al.
patent: 5944840 (1999-08-01), Lever
patent: 6105048 (2000-08-01), He
patent: 6275916 (2001-08-01), Weldon et al.
patent: 6279108 (2001-08-01), Squires et al.
patent: 6311327 (2001-10-01), O'Brien et al.
patent: 6341303 (2002-01-01), Rhee et al.
patent: 6349321 (2002-02-01), Katayama
patent: 6359622 (2002-03-01), Hayes-Roth
patent: 6385637 (2002-05-01), Peters et al.
patent: 6385638 (2002-05-01), Baker-Harvey
patent: 6425091 (2002-07-01), Yang et al.
patent: 6438573 (2002-08-01), Nilsen
patent: 6629113 (2003-09-01), Lawrence
patent: 6658652 (2003-12-01), Alexander et al.
Deshpande, et al., “The Shift Programming Language for Dynamic Networks of Hybrid Automata”,IEEE Transactions on Automatic Control, Apr. 1998, 43(4): 584-587.
Deshpande, et al., “Viable Control of Hybrid Systems”,Hybrid Systems II, Springer 1995.
Interrupt Driven Task Scheduler for Systems,IBM Technical Disclosure Bulletin, Mar. 1992, US.
Attias Roberto
Deshpande Akash R.
Zandonadi Marco
Dorsey & Whitney LLP
Reyton Tammara
Teja Technologies, Inc.
LandOfFree
System, method, and computer program product for memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System, method, and computer program product for memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System, method, and computer program product for memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3564530