Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2003-07-18
2008-03-04
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C703S014000, C703S020000, C703S021000
Reexamination Certificate
active
07340692
ABSTRACT:
In this disclosure, based on change item definition information concerning system LSI development and design, software used for development and design of a system LSI that contains a processor having optional instructions defined therein is operated, and system LSI hardware description, verification environment and a development and design tools are generated, thus making it possible to develop a system LSI optimal to an application within a short period.
REFERENCES:
patent: 5423023 (1995-06-01), Batch et al.
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5565706 (1996-10-01), Miura et al.
patent: 5592679 (1997-01-01), Yung
patent: 5896521 (1999-04-01), Shackleford et al.
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6134710 (2000-10-01), Levine et al.
patent: 6135647 (2000-10-01), Balakrishnan et al.
patent: 6175946 (2001-01-01), Ly et al.
patent: 6247084 (2001-06-01), Apostol et al.
patent: 6574590 (2003-06-01), Kershaw et al.
patent: 6634017 (2003-10-01), Matsui et al.
patent: 6862563 (2005-03-01), Hakewill et al.
patent: 6864710 (2005-03-01), Lacey et al.
patent: 7020854 (2006-03-01), Killian et al.
patent: 2001/0020224 (2001-09-01), Tomit
patent: 2001/0049769 (2001-12-01), Ono
patent: 2002/0046391 (2002-04-01), Ito et al.
patent: 2004/0250231 (2004-12-01), Killian et al.
patent: 2005/0166027 (2005-07-01), Uchiyama
patent: WO 00/22553 (2000-04-01), None
patent: WO 00/46704 (2000-08-01), None
Berekovic et al., “A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs”, Oct. 8-10, 1998, Signal Processing Systems, 1998. SIPS 98. 1998 IEEE Workshop on, pp. 561-568.
Ghosh et al., “Hierarchical test generation and design for testability methods for ASPPs and ASIPs”, 3, Mar. 1999, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol. 18, pp. 357-370.
Gottlieb et al., “Clustered programmable-reconfigurable processors”, Dec. 16-18, 2002, □□Field-Programmable Technology, 2002. (FPT). Proceedings. 2002 IEEE International Conference on, pp. 134-141.
Cook et al., “Mapping computation kernels to clustered programmable-reconfigurable processors”, Dec. 15-17, 2003, Field-Programmable Technology (FPT), 2003. Proceedings. 2003 IEEE International Conference on , pp. 435-438.
Morris et al., “A re-confiigurable processor for Petry net simulation”, Jan. 4-7, 2000, System Sciences, Proceedings of the 33rd Annual Hawaii International Conference on, pp. 9 pp., vol. 1.
Sanchez et al., “Static and dynamic confiigurable systems”, Jun. 1999, Compurters, IEEE Transactions on, vol. 48, Issue 6, pp. 556-564.
Morris et al., “A scalable re-configurable processor”, Jan.-Feb. 3, 2000, Computer Architecture Conferemce, 5th Australasian, pp. 64-73.
Petit et al.,“A new processor architecture exploiting ILP with a reduced instruction word”, Feb. 12, 1998, High Performance Architectures for Real-Time Image Processing (Ref.No. 1998/197), IEEE Colloquium on, pp. 2/1-2/5.
Borgatti et al., “A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and cestomizable I/O”, 2002, IEEE Custom integrated circuits Conference, pp. 2-3-1-2-3-4.
Milligan et al., “Processor implementations using queues”, Aug. 1995, Micro, IEEE, vol. 15, Issue 4, pp. 58-66.
Benoit et al., “Metrics for reconfigurable architectures characterization: remanence and scalability”, Apr. 22-26, 2003, Parallel anddistributed processing symposium, Proceedings, International, pp. 8 pp.
Memik et al., “An integrated approach for improving cache behavior”, 2003, Design, Automation and test in Europe Conference and Exhibition, pp. 796-801.
Kastrup et al., “A novel approach to minimising the logic of combinatorial multiplexing circuits in product-term-based hardware”, 2000, IEEE, Averito University, Portugal, pp. 164-171.
Sasaki et al., “Reconfigurable synchronized dataflow processor”, 2000, IEEE, pp. 27-28.
Barat et al., “Software pipelining for coarse-grained reconfigurable instruction set processors”, 2002, Peoceedings of the 15-th International Conference on VLSI design, IEEE, Pages.
Power efficient mediaprocessors: design space exploration□□Kin et al., Power efficient mediaprocessors: design space exploration, Jun. 21-25, 1999, Design Automation Conference, 1999. Proceedings. 36th, pp. 321-326 □□.
Tabbara et al.; “Fast hardware-software co-simulation using VHDL models”; Mar. 9-12, 1999; Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings; pp. 309-316.
Bhattacharya et al.; “An RTL methodology to enable low overhead combinational testing”; Mar. 17-20, 1997; European Design and Test Conference, 1997. ED&TC 97. Proceedings; pp. 146-152.
Ricardo E. Gonzalez, XTENSA: A Configurable and Extensible Processor, IEEE micro 2000 No. 2, pp. 60-70.
Matsui Nobuo
Mizuno Atsushi
Ohyama Ryuichiro
Tangoda Megumi
Uchida Katsuya
Kabushiki Kaisha Toshiba
Rossoshek Helen
Whitmore Stacy A
LandOfFree
System LSI development apparatus and the method thereof for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System LSI development apparatus and the method thereof for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System LSI development apparatus and the method thereof for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3969341