Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data... – Inhibiting timing generator or component
Reexamination Certificate
2006-01-31
2006-01-31
Browne, Lynne H. (Department: 2116)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
Inhibiting timing generator or component
C713S600000
Reexamination Certificate
active
06993674
ABSTRACT:
A data processing system includes a general-purpose data processing unit (PU) including an instruction issuing unit that fetches and decodes an instruction in a program and issues the instruction and an execution unit that executes general-purpose processing according to a general-purpose instruction in the program; a special-purpose data processing unit (VU), including a data path unit for special-purpose data processing, that executes special-purpose data processing according to a special-purpose instruction in the program; and a first clock supply unit for stopping, based on a wait signal that is issued by the VU and shows that the PU is waiting for processing of the VU, a first clock signal for a part of the PU.
REFERENCES:
patent: 4395758 (1983-07-01), Helenius et al.
patent: 4488230 (1984-12-01), Harrison
patent: 4648034 (1987-03-01), Heninger
patent: 4829420 (1989-05-01), Stahle
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4953082 (1990-08-01), Nomura et al.
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5450553 (1995-09-01), Kitagaki et al.
patent: 5487173 (1996-01-01), Greiss et al.
patent: 5495588 (1996-02-01), Gibart et al.
patent: 5495617 (1996-02-01), Yamada
patent: 5850541 (1998-12-01), Sugimoto
patent: 5870602 (1999-02-01), Miller et al.
patent: 5894582 (1999-04-01), Yoshida et al.
patent: 5903744 (1999-05-01), Tseng et al.
patent: 6070205 (2000-05-01), Kato et al.
patent: 6301650 (2001-10-01), Satou
patent: 6868017 (2005-03-01), Ikeda
patent: 2002/0010848 (2002-01-01), Kamano
patent: 2002/0029330 (2002-03-01), Kamano
patent: 2002/0059510 (2002-05-01), Yoshimura
patent: 2002/0103986 (2002-08-01), Shimogori
patent: 2002/0152061 (2002-10-01), Shimogori
patent: 2002/0198606 (2002-12-01), Satou
patent: 2002/0199081 (2002-12-01), Satou
patent: 2003/0009652 (2003-01-01), Satou
patent: 0 174 231 (1986-03-01), None
patent: 0 588 341 (1994-03-01), None
patent: 0 628 917 (1994-06-01), None
patent: 0 671 685 (1995-09-01), None
patent: 2 225 881 (1990-06-01), None
patent: 2 230 119 (1990-10-01), None
patent: 2 232 514 (1990-12-01), None
patent: 2000-112585 (2000-04-01), None
patent: 2000-207202 (2000-07-01), None
patent: 95/19006 (1995-07-01), None
patent: 01/44964 (2001-06-01), None
Kitajima Toshiaki
Satou Takeshi
Buchanan & Ingersoll PC
Pacific Design Inc.
Patel Anand B.
LandOfFree
System LSI architecture and method for controlling the clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System LSI architecture and method for controlling the clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System LSI architecture and method for controlling the clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3585101