System having two or more packet interfaces, a switch, and a...

Details System having two or more packet interfaces, a switch, and a... System having two or more packet interfaces, a switch, and a...

2005-06-28

2005-06-28

Huynh, Kim (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S052000, C710S038000, C709S212000, C709S250000

Reexamination Certificate

active

06912602

ABSTRACT:
An apparatus includes a first interface circuit, a second interface circuit, a memory controller for configured to interface to a memory, and a packet DMA circuit. The first interface circuit is configured to couple to a first interface for receiving and transmitting packet data. Similarly, the second interface circuit is configured to couple to a second interface for receiving and transmitting packet data. The packet DMA circuit is coupled to receive a first packet from the first interface circuit and a second packet from the second interface circuit. The packet DMA circuit is configured to transmit the first packet and the second packet in write commands to the memory controller to be written to the memory. In some embodiments, a switch is coupled to the first interface circuit, the second interface circuit, and the packet DMA circuit.

REFERENCES:
patent: 4788679 (1988-11-01), Kataoka et al.
patent: 5644753 (1997-07-01), Ebrahim et al.
patent: 5764895 (1998-06-01), Chung
patent: 5805590 (1998-09-01), Gillard et al.
patent: 5963745 (1999-10-01), Collins et al.
patent: 5991824 (1999-11-01), Strand et al.
patent: 6009426 (1999-12-01), Jouenne et al.
patent: 6009527 (1999-12-01), Traw et al.
patent: 6094715 (2000-07-01), Wilkinson et al.
patent: 6108739 (2000-08-01), James et al.
patent: 6128728 (2000-10-01), Dowling
patent: 6138217 (2000-10-01), Hamaguchi
patent: 6185520 (2001-02-01), Brown et al.
patent: 6195739 (2001-02-01), Wright et al.
patent: 6226338 (2001-05-01), Earnest
patent: 6266731 (2001-07-01), Riley et al.
patent: 6279052 (2001-08-01), Upadrastra
patent: 6298370 (2001-10-01), Tang et al.
patent: 6526451 (2003-02-01), Kasper
patent: 6651131 (2003-11-01), Chong et al.
patent: 6691185 (2004-02-01), Avery
patent: 199 07 200 (1999-02-01), None
patent: 265 636 (1986-10-01), None
patent: 893 766 (1999-01-01), None
patent: 920 157 (1999-06-01), None
patent: 777 179 (2002-05-01), None
patent: 98/15155 (1998-04-01), None
patent: WO 00/38069 (2000-06-01), None
EP Search Report for EP app 02025691.3, Feb. 13, 2003, Broadcom Corp.
Giorgi et al.; PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors; IEEE Transactions on Parallel and Distributed Systems; vol. 10, No. 7, Jul. 1999.
European Search Report for EP26056 (02025690.5-2415-) mailed Mar. 11, 2003, 3 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, “Target Applications,” http://sibyte.com/mercurian/application.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Intel, “21143 PCI/CardBus 10/100Mb/s Ethernet LAN Controller,” Hardware Reference Manual, Revision 1.0, Oct. 1998, 219 pages.

Affiliated with

Also associated with

Rating

System having two or more packet interfaces, a switch, and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System having two or more packet interfaces, a switch, and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System having two or more packet interfaces, a switch, and a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3477615