Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-08-20
1999-12-28
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710 4, 710100, 710107, 710241, 359123, G06F 1338
Patent
active
060094907
ABSTRACT:
An information processing apparatus has a plurality of nodes, a connection line for connection between the plurality of nodes, an arbiter for performing arbitration of use of the connection line, and an arbitration signal line for connection between the arbiter and each node, wherein the arbiter performs processing of a request for use of the connection line and processing of additional information related to data transfer executed after connection of the connection line. An arbitration method in the information processing apparatus includes steps of letting a node originating a request for use of the connection line, when requesting use of the connection line to the arbiter, also send additional information related to data transfer on the connection line together with the request for use to the arbiter; and letting the arbiter, when performing arbitration of use of the connection line to set the connection line based on the request, send the additional information related to the data transfer to a node being to receive the request.
REFERENCES:
patent: 3470542 (1969-09-01), Trantanella
patent: 4654788 (1987-03-01), Boudreau et al.
patent: 4710769 (1987-12-01), Friedman et al.
patent: 4716523 (1987-12-01), Burrus, Jr. et al.
patent: 4866702 (1989-09-01), Shimizu et al.
patent: 4868742 (1989-09-01), Gant et al.
patent: 4901226 (1990-02-01), Barlow
patent: 5142682 (1992-08-01), Lemay et al.
patent: 5144557 (1992-09-01), Wang et al.
patent: 5239651 (1993-08-01), Sodos
patent: 5253343 (1993-10-01), Grave
patent: 5265103 (1993-11-01), Birghtwell
patent: 5289302 (1994-02-01), Eda
patent: 5299196 (1994-03-01), Allen, Jr.
patent: 5400163 (1995-03-01), Mizouchi et al.
patent: 5438665 (1995-08-01), Taniai et al.
patent: 5457688 (1995-10-01), Andersen
patent: 5566306 (1996-10-01), Ishida
patent: 5592625 (1997-01-01), Sandberg
Discovering A New World Of Communications, Jun. 14-18, 1992, vol. 2 of 4, Jun. 14, 1992, Institute of Electrical and Electronics Engineers, pp. 824-828, Willner et al., "Comparison of Central and Distributed Control In A WDMA Star Network".
IEEE Communications Magazine, vol. 27, No. 10, Oct. 1, 1989, pp. 27-35, Goodman, "Multiwavelength Networks And New Approaches To Packet Switching" .
Date Atsushi
Fukui Toshiyuki
Hamaguchi Kazumasa
Kosugi Masato
Canon Kabushiki Kaisha
Lee Thomas C.
Yuan Chien
LandOfFree
System having plurality of nodes with respective memories and an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System having plurality of nodes with respective memories and an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System having plurality of nodes with respective memories and an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2390162