Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Patent
1999-07-21
2000-05-23
Auve, Glenn A.
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
713400, G06F 1200
Patent
active
060675926
ABSTRACT:
A system for use in a computer, the system comprises a memory device and a controller or master to generate a request to provide data. The memory device includes at least one section of memory, having a plurality of memory cells, and a programmable register to store a value which is representative of a number of clock cycles of a first external clock signal to transpire before the memory device outputs data onto the bus in response to the request to provide data. The memory device may further include a plurality of output drivers and a delay lock loop circuitry wherein the delay lock loop circuitry generates a first internal clock signal using the first external clock signal. The plurality of output drivers, in response to the first internal clock signal, output data onto the bus. The plurality of output drivers output data on the bus after the number of clock cycles of the first external clock signal transpire and synchronously with respect to the first external clock signal. The delay lock loop circuitry may also generate the first internal clock signal using the first external clock signal and a second external clock signal.
REFERENCES:
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3882470 (1975-05-01), Hunter
patent: 3972028 (1976-07-01), Weber et al.
patent: 3975714 (1976-08-01), Weber et al.
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4183095 (1980-01-01), Ward
patent: 4315308 (1982-02-01), Jackson
patent: 4373183 (1983-02-01), Means et al.
patent: 4445204 (1984-04-01), Nishiguchi
patent: 4513370 (1985-04-01), Ziv et al.
patent: 4570220 (1986-02-01), Tetrick et al.
patent: 4571672 (1986-02-01), Hatada et al.
patent: 4727475 (1988-02-01), Kiremidjian
patent: 4803621 (1989-02-01), Kelly
patent: 4882712 (1989-11-01), Ohno et al.
patent: 4916670 (1990-04-01), Suzuki et al.
patent: 4928265 (1990-05-01), Higuchi et al.
patent: 4937733 (1990-06-01), Gillett, Jr. et al.
patent: 4937734 (1990-06-01), Bechtolsheim
patent: 5018109 (1991-05-01), Shinoda et al.
patent: 5034917 (1991-07-01), Bland et al.
patent: 5040153 (1991-08-01), Fung et al.
patent: 5140688 (1992-08-01), White et al.
patent: 5153856 (1992-10-01), Takahashi
patent: 5251309 (1993-10-01), Kinoshita et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5371892 (1994-12-01), Petersen et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5841707 (1998-11-01), Cline et al.
J. Peterson, "System Level Concerns Set Performance Gains," High Performance Systems, pp. 71-77 (Sep. 1989).
D. Hawley, "Superfast Bus Supports Sophisticated Transactions", High Performance Systems, pp. 90-94. (Sep. 1989).
T.C. Poon et. al., "A CMOS DRAM Controller Chip Implementation", IEEE Journal of Solid State Circuits, vol. 22 No. 3, pp. 491-494 (Jun. 1987).
M. Horowitz et. al., "MIPS-X: A 20-MIPS Peak, 32-Bit Microprocessor with On-Chip Cache", IEEE Journal of Solid State Circuits, vol. 22 No. 5, pp. 790-799 (Oct. 1987).
E.H. Frank "The SBUS: Sun's High Performance System Bus for RISC Workstations", Sun Microsystems Inc. 1990.
D.K. Morgan, "The CVAX CMCTL-A CMOS Memory Controller Chip", Digital Technical Journal, No. 7, pp. 139-143 (Aug. 1988).
Farmwald Michael
Horowitz Mark
Auve Glenn A.
Rambus Inc.
Steinberg Neil A.
LandOfFree
System having a synchronous memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System having a synchronous memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System having a synchronous memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1844417