Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output process timing
Patent
1998-02-17
1999-11-16
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output process timing
709301, 709107, 710107, 710113, 711119, 711150, 713501, 370402, G06F 110
Patent
active
059875402
ABSTRACT:
A serial data transfer circuit comprises a clock generator for generating at least one kind of clock signals requested by a plurality of transmission units and a plurality of reception units on the basis of a reference clock signal for generating the serial clock signals, first clock request signals and second clock request signals, and a clock selector for selecting the transmission unit and reception unit, which request serial clock signals, among the transmission units and reception units, on the basis of the first clock request signals and the second clock request signals, and supplying the serial clock signals requested by the selected transmission unit and reception unit to the selected transmission unit and reception unit.
REFERENCES:
patent: 4063409 (1977-12-01), Bayliss
patent: 4884294 (1989-11-01), Inagami
patent: 5206835 (1993-04-01), Beauducel
patent: 5282028 (1994-01-01), Johnson et al.
patent: 5491814 (1996-02-01), Yee et al.
patent: 5524112 (1996-06-01), Azuma et al.
patent: 5548767 (1996-08-01), Langendorf
patent: 5574883 (1996-11-01), Freeman
patent: 5634042 (1997-05-01), Kashiwagi et al.
patent: 5721545 (1998-02-01), Poplevine
patent: 5727171 (1998-03-01), Iachetta, Jr.
Kabushiki Kaisha Toshiba
Lee Thomas C.
Peyton Tammara
LandOfFree
System having a clock signal generating circuit for selectively does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System having a clock signal generating circuit for selectively , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System having a clock signal generating circuit for selectively will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338120