Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output process timing
Reexamination Certificate
2007-05-15
2007-05-15
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output process timing
C725S035000, C725S109000, C725S110000, C725S111000, C725S112000, C725S113000, C348S563000, C348S564000, C341S050000, C341S051000, C341S052000
Reexamination Certificate
active
10033857
ABSTRACT:
A method, apparatus, computer medium, and other embodiments for synchronizing control of one or more devices at predetermined times are described. A host scheduler loads a to-do list of predetermined events and corresponding time-tags into memory and broadcasts scheduled events to the devices to cause activation of the events on intended devices.
REFERENCES:
patent: 4873684 (1989-10-01), Kobayashi et al.
patent: 5187577 (1993-02-01), Kim
patent: 5228130 (1993-07-01), Michael
patent: 5299144 (1994-03-01), Bartkowiak et al.
patent: 5341492 (1994-08-01), Sakata
patent: 5361220 (1994-11-01), Asano
patent: 5398078 (1995-03-01), Masuda et al.
patent: 5633897 (1997-05-01), Fettweis et al.
patent: 5694127 (1997-12-01), Tayama
patent: 5706001 (1998-01-01), Sohn
patent: 5706002 (1998-01-01), Meehan et al.
patent: 5751282 (1998-05-01), Girard et al.
patent: 5799201 (1998-08-01), Lorenz et al.
patent: 5835145 (1998-11-01), Ouyang et al.
patent: 5852474 (1998-12-01), Nakagaki et al.
patent: 5941940 (1999-08-01), Prasad et al.
patent: 6006005 (1999-12-01), Okitsu
patent: 6038675 (2000-03-01), Gabzdyl et al.
patent: RE37048 (2001-02-01), McCollum
patent: 6209017 (2001-03-01), Lim et al.
patent: 6243734 (2001-06-01), Doshi et al.
patent: 6407680 (2002-06-01), Lai et al.
patent: 6421094 (2002-07-01), Han
patent: 6421695 (2002-07-01), Bae et al.
patent: 6463445 (2002-10-01), Suzuki et al.
patent: 6507293 (2003-01-01), Deeley et al.
patent: 6516031 (2003-02-01), Ishihara et al.
patent: 6523071 (2003-02-01), Klinger et al.
patent: 6552673 (2003-04-01), Webb
patent: 6587057 (2003-07-01), Scheuermann
patent: 6591381 (2003-07-01), Kim et al.
patent: 6593860 (2003-07-01), Lai et al.
patent: 6647061 (2003-11-01), Panusopone et al.
patent: 6701405 (2004-03-01), Adusumilli et al.
patent: 6704493 (2004-03-01), Gasanov et al.
patent: 6728862 (2004-04-01), Wilson
patent: 6732372 (2004-05-01), Tomita et al.
patent: 2001/0016884 (2001-08-01), Sato et al.
patent: 2002/0015528 (2002-02-01), Kondo et al.
patent: 2002/0196855 (2002-12-01), Miyagoshi et al.
patent: 2002/0199040 (2002-12-01), Irwin et al.
patent: 2003/0014457 (2003-01-01), Desai et al.
Sha Li
Xiang Shuhua
Xu Wang
Mayer Brown Rowe & Maw LLP
Micronas USA, Inc.
Molano Michael A.
Peyton Tammara
LandOfFree
System for video processing control and scheduling wherein... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for video processing control and scheduling wherein..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for video processing control and scheduling wherein... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3739381