Coded data generation or conversion – Digital code to digital code converters – Tree structure
Patent
1996-06-14
1998-10-27
Lee, Thomas C.
Coded data generation or conversion
Digital code to digital code converters
Tree structure
341 67, 341101, G06F 300
Patent
active
058289062
ABSTRACT:
A parallel input/serial output device for inputting code bits in parallel and outputting the same in serial in a variable-length encoder divides a bit word into one with a sign bit and without a sign bit in a table for a variable-length encoder, sequentially stores the absolute values in the table in case of the bit word with a sign bit, sequentially stores the remaining bits with the most significant bit being stored finally in case of those with a sign bit, sequentially outputs bits from the next one of the most significant bit in serial and outputs the most significant bit as the last bit if the counted value becomes one. Therefore, the size of an internal conversion table can be decreased to a half, thereby reducing the number of used elements. Accordingly, the size of an address decoder can be reduced to a half and the operational speed can be improved.
REFERENCES:
patent: 3765013 (1973-10-01), Leibowitz
patent: 5166684 (1992-11-01), Juri et al.
patent: 5307061 (1994-04-01), Suzuki
patent: 5436626 (1995-07-01), Fujiwara et al.
patent: 5654707 (1997-08-01), Matsumoto
patent: 5682156 (1997-10-01), Suda
Jeon Gee Ho
Jeon Joon Hyeon
Chen Anderson I.
Korea Telecommunication Authority
Lee Thomas C.
LandOfFree
System for sequentially shifting bits from the next one of the m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for sequentially shifting bits from the next one of the m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for sequentially shifting bits from the next one of the m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1622123