Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2011-04-19
2011-04-19
Chery, Mardochee (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S129000, C711S134000, C711S163000, C711SE12075, C711S003000
Reexamination Certificate
active
07930484
ABSTRACT:
Instructions involving a relatively significant data transfer or a particular type of data transfer via a cache result in the application of a restricted access policy to control access to one or more partitions of the cache so as to reduce or prevent the overwriting of data that is expected to be subsequently used by the cache or by a processor. A processor or other system component may assert a signal which is utilized to select between one or more access policies and the selected access policy then may be applied to control access to one or more ways of the cache during the data transfer operation associated with the instruction. The access policy typically represents an access restriction to particular cache partitions, such as a restriction to one or more particular cache ways or one or more particular cache lines.
REFERENCES:
patent: 4181937 (1980-01-01), Hattori et al.
patent: 4458310 (1984-07-01), Chang
patent: 4464712 (1984-08-01), Fletcher
patent: 4513367 (1985-04-01), Chan et al.
patent: 4928239 (1990-05-01), Baum et al.
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5274790 (1993-12-01), Suzuki
patent: 5539893 (1996-07-01), Thompson et al.
patent: 5581725 (1996-12-01), Nakayama
patent: 5623627 (1997-04-01), Witt
patent: 5687338 (1997-11-01), Boggs et al.
patent: 5696947 (1997-12-01), Johns et al.
patent: 5729713 (1998-03-01), Leyrer
patent: 5752274 (1998-05-01), Garibay et al.
patent: 5778430 (1998-07-01), Ish et al.
patent: 5787490 (1998-07-01), Ozawa
patent: 5809271 (1998-09-01), Colwell et al.
patent: 5870599 (1999-02-01), Hinton et al.
patent: 6078992 (2000-06-01), Hum
patent: 6105111 (2000-08-01), Hammarlund et al.
patent: 6151662 (2000-11-01), Christie et al.
patent: 6216206 (2001-04-01), Peled et al.
patent: 6223256 (2001-04-01), Gaither
patent: 6349365 (2002-02-01), McBride
patent: 6370618 (2002-04-01), Arimilli et al.
patent: 6370622 (2002-04-01), Chiou et al.
patent: 6385695 (2002-05-01), Arimilli et al.
patent: 6397296 (2002-05-01), Werner
patent: 6434669 (2002-08-01), Arimilli et al.
patent: 6591347 (2003-07-01), Tischler et al.
patent: 6725337 (2004-04-01), Tan et al.
patent: 6728835 (2004-04-01), Bauman et al.
patent: 6772291 (2004-08-01), Palanca et al.
patent: 6845432 (2005-01-01), Maiyuran et al.
patent: 6901477 (2005-05-01), Sullivan
patent: 7099998 (2006-08-01), Berkovits
patent: 7103721 (2006-09-01), Cargnoni et al.
patent: 7392340 (2008-06-01), Dang et al.
patent: 2002/0013887 (2002-01-01), Ting
patent: 2003/0140195 (2003-07-01), Borkenhagen et al.
patent: 2004/0015660 (2004-01-01), Benveniste et al.
patent: 2004/0078524 (2004-04-01), Robinson
patent: 2004/0098541 (2004-05-01), Megiddo et al.
patent: 2004/0215890 (2004-10-01), Cargnoni et al.
patent: 2004/0268099 (2004-12-01), Smith et al.
patent: 2005/0091457 (2005-04-01), Auld et al.
patent: 2005/0188158 (2005-08-01), Schubert
patent: 2005/0235114 (2005-10-01), Megiddo et al.
patent: 0250702 (1988-01-01), None
patent: 0405318 (1991-01-01), None
patent: 0779581 (1997-06-01), None
patent: 62099845 (1987-05-01), None
Intel Architecture Software Developers Manual vol. 1: Basic Architecture, 1997, Intel Corporation, p. 6-34 to 6-36.
“Set associative cache,” printed from URL <<http://www.cacs.louisiana.edu/˜mgr/404/burks/foldoc/92/104.htm>> on May 14, 2007, 1 page.
“Cache Mapping and Associativity,” printed from URL http://www.pcguide.com/ref/mbsys/cache/funcMapping-c.html on May 14, 2007, 2 pages, updated Apr. 17, 2001.
“REP/REPE/REPZ/REPNE/REPNZ—Repeat Following String Operation,” 80386 Programmer's Reference Manual—Opcode REP, 2 pgs, downloaded from URL <<“ http://i386.cybersabotage.com/rep/html”>> on Dec. 9, 2004.
IBM Corp., “Realizing An L2 As An Extension of An L1”; IBM Technical Disclosure Bulletin, IBM Corp. New York, US; vol. 36, No. 12; Dec. 1, 1993; pp. 143-144.
Jouppi et al., “Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers,” Proc. 17th International Symposium Computer Architecture, May 1990, pp. 364-373.
Stiliadis et al., “Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches,” IEEE Transactions on Computers, vol. 46, No. 5, May 1997, pp. 603-610.
John et al., “Design and Performance Evaluation of a Cache Assist to Implement Selective Caching,” 1997 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1997, ICCD '97 Proceedings, Oct. 12-18, 1997, pp. 510-518.
“6.5 Cache Architecture,” printed from URL <<http://webster.cs.ucr.edu/AoA/Windows/HTML/MemoryArchitecturea2.html>> on Nov. 27, 2006, 6 pages.
Actions on the Merits by the U.S.P.T.O. as of Sep. 21, 2007, 2 pages.
U.S. Appl. No. 10/052,650, Office Action mailed Nov. 9, 2006.
U.S. Appl. No. 10/052,650, Office Action mailed Feb. 8, 2007.
U.S. Appl. No. 10/052,650, Office Action mailed Jul. 24, 2007.
U.S. Appl. No. 11/509,178, Office Action mailed Jul. 29, 2008.
U.S. Appl. No. 11/509,178, Final Office Action mailed Dec. 9, 2008.
U.S. Appl. No. 11/509,178, Office Action mailed May 12, 2009.
Actions on the Merits by the U.S.P.T.O. as of Jan. 2, 2009, 2 pages.
Krom Mark A.
Thompson Stephen P.
Advanced Micro Devices , Inc.
Chery Mardochee
LandOfFree
System for restricted cache access during data transfers and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for restricted cache access during data transfers and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for restricted cache access during data transfers and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2651011