Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-06-14
2008-08-26
Levin, Naum B (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07418686
ABSTRACT:
A floor planner tool for integrated circuit design which provides tools and displays for a designer to create a floor plan to define desired placement of circuits defined in a logical netlist by creating a physical hierarchy comprised of nested pblocks. Each pblock is a data structure which contains data which defines which circuits from the logical netlist are assigned to it. Each pblock stands alone and can be input to a place and route tool without the rest of the physical hierarchy. Each pblock data structure contains pointers to the circuits on the netlist assigned to that plbock, identifies other pblocks nested within it and contains a list of pins for the instances within the pblock. Net data structures in the physical hierarchy define which nets are connected to which pins.
REFERENCES:
patent: 5140526 (1992-08-01), McDermith et al.
patent: 5452228 (1995-09-01), Arakawa et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5499191 (1996-03-01), Young
patent: 5617327 (1997-04-01), Duncan
patent: 5634050 (1997-05-01), Krueger et al.
patent: 5696693 (1997-12-01), Aubel et al.
patent: 6086621 (2000-07-01), Ginetti et al.
patent: 6145117 (2000-11-01), Eng
patent: 6170080 (2001-01-01), Ginetti et al.
patent: 6317863 (2001-11-01), Segal
patent: 6408422 (2002-06-01), Hwang et al.
patent: 6505323 (2003-01-01), Lipton et al.
patent: 6618834 (2003-09-01), Takeyama et al.
patent: 6622290 (2003-09-01), Ginetti et al.
patent: 6631508 (2003-10-01), Williams
patent: 6684376 (2004-01-01), Kerzman et al.
patent: 6817005 (2004-11-01), Mason et al.
patent: 2004/0078767 (2004-04-01), Burks et al.
patent: 2005/0268269 (2005-12-01), Coiley
Hiwatashi, T. et al. “An interactive/automatic floor planner for hierarchically designed cell based VLSIs”, Custom Integrated Circuits Conference, 1990., Proceedings of the IEEE 1990. May 13-16, 1990 pp. 30.4/1-30.4/4 □□.
U.S. Appl. No. 10/800,042, filed Mar. 12, 2004, Knol et al.
U.S. Appl. No. 10/892,612, filed Jul. 16, 2004, Knol et al.
U.S. Appl. No. 10/792,164, filed Mar. 3, 2004, Knol et al.
U.S. Appl. No. 10/892,613, filed Jul. 16, 2004, Knol et al.
U.S. Appl. No. 11/100,290, filed Apr. 5, 2005, Ranjan et al.
Wang, Maogang et al., “Multi-Million Gate FPGA Physical Design Challenges” ICCAD 2003, Nov. 11-13, 2003, pp. 891-898, available from Cadence Design Systems, www.cadence.com, 2655 Seely Avenue, San Jose, California 95134.
Sarkar et al., “Routability-driven repeater block planning for interconnect-centric floorplanning”, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on vol. 20, Issue 5, May 2001 pp. 660-671.
Cong et al., “Buffer block planning for interconnected-driven floorplanning”, Computer-Aided Design, 1999, Digest of Technical Papers, 1999 IEEE/ACM International Conference on Nov. 7-11, 1999, pp. 358-363.
Ranjan et al., “Fast hierarchical floorplanning with congestion and timing control”, Computer Design, 2000, Proceedings 2000 International Conference Sep. 17-20, 2000, pp. 357-362.
U.S. Appl. No. 11/099,887, Knol et al., filed Apr. 5, 2005, entitled “Partitioning a Large Design Across Multiple Devices”, 25 pgs., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Knol David A.
Raje Salil Ravindra
Levin Naum B
Maunu LeRoy D.
Xilinx , Inc.
LandOfFree
System for representing the logical and physical information... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for representing the logical and physical information..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for representing the logical and physical information... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3993412