Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1997-08-11
2000-11-28
Follansbee, John A.
Electrical computers and digital processing systems: processing
Processing control
Branching
712219, G06F 944
Patent
active
061548332
ABSTRACT:
A circuit and method for handling a hardware conflict experienced by a branch target buffer. The method for handling the hardware conflict includes three steps. First, a determination is made to detect whether there is a write allocation to a branch target buffer (BTB) cache. If so, precedence is given to the write allocation by invalidating at least a first instruction pointer within a BTB pipeline. The first instruction pointer would have been used to read information from the BTB cache for branch prediction, absent the write allocation. Thereafter, the first instruction pointer is recovered by reloading it into the BTB pipeline in order to avoid missing its opportunity to predict. The two cycle delay caused by the invalidation and recovery of the first instruction pointer has little effect on the performance level of the circuit practicing this method of operation.
REFERENCES:
patent: 5224214 (1993-06-01), Rosich
patent: 5404483 (1995-04-01), Stamm
patent: 5432918 (1995-07-01), Stamm
patent: 5526510 (1996-06-01), Akkary
patent: 5574871 (1996-11-01), Hoyt et al.
patent: 5717896 (1998-02-01), Yung et al.
Murty Keshavram N.
Padwekar Kiran A.
Stone James A.
Follansbee John A.
Intel Corporation
Whitmore Stacy
LandOfFree
System for recovering from a concurrent branch target buffer rea does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for recovering from a concurrent branch target buffer rea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for recovering from a concurrent branch target buffer rea will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1735960