Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-04-28
1999-01-12
Lee, Thomas C.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395855, 395872, 711118, 711123, 711138, G06F 1300
Patent
active
058600272
ABSTRACT:
A data processing device includes a data processing core (43), a cache (33) connected to the core and having a cache width, and a bus (31) for receiving from an information source external to the data processing device a burst of information having a width which exceeds the cache width by a width difference. The cache is coupled to the bus to receive and store a first portion of the burst which is equal in width to the cache width. A storage circuit (35) is coupled to the bus to receive and store a second portion of the burst corresponding to the width difference, and the storage circuit has an output coupled to the core.
REFERENCES:
patent: 4258418 (1981-03-01), Heath
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4716527 (1987-12-01), Graciotti
patent: 4751671 (1988-06-01), Babetski et al.
patent: 5014187 (1991-05-01), Debize et al.
patent: 5201041 (1993-04-01), Bohner et al.
patent: 5228134 (1993-07-01), MacWilliams et al.
patent: 5255378 (1993-10-01), Crawford et al.
patent: 5363486 (1994-11-01), Olson et al.
patent: 5438670 (1995-08-01), Baror et al.
patent: 5557734 (1996-09-01), Wilson
patent: 5664230 (1997-09-01), Leyrer et al.
patent: 5673396 (1997-09-01), Smolansky et al.
Leyrer Thomas A.
Sabin Steven D.
Donaldson Richard L.
Hoel Carl H.
Holland Robby T.
Lee Thomas C.
Texas Instruments Incorporated
LandOfFree
System for receiving burst width greater than cache width by sto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for receiving burst width greater than cache width by sto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for receiving burst width greater than cache width by sto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1524462