Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1998-03-10
1999-10-19
Palys, Joseph E.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 45, 714 32, G06F 1120
Patent
active
059681888
ABSTRACT:
A system which provides real-time code coverage data on a memory monitored by the system, the code coverage data providing information regarding accesses to the monitored memory, the monitored memory being connected to address lines and data lines, the system comprising: a code coverage memory, the code coverage memory having address inputs and data inputs, wherein signals on the address lines connected to the monitored memory are received at the address inputs of said code coverage memory; and a code coverage control circuit for providing predetermined code coverage data to the data inputs of the code coverage memory. In a preferred embodiment, the code coverage memory is comprised of multiple locations, each of the locations having a predetermined width, and where the code coverage control circuit is adapted to provide predetermined code coverage data in real-time concurrently with the accesses to the monitored memory. The code coverage data is comprised of predetermined bit patterns providing information on the accesses to the monitored memory, where the predetermined bit patterns may be varied for different tests run through the monitored memory. Additionally, in a preferred embodiment, the system is further comprised of: a trace memory, where the trace memory has address inputs and data inputs, and wherein signals on the address lines connected to the monitored memory are received at the data inputs of the code coverage memory for storage in the trace memory; and a trace control circuit in electrical communication with the address inputs of the trace memory, wherein the trace control circuit is adapted to output signals to the address inputs of the trace memory to change the location in the trace memory to which the signals on the address lines connected to the monitored memory are stored.
REFERENCES:
patent: 4435759 (1984-03-01), Baum et al
patent: 4674089 (1987-06-01), Poret
patent: 4691316 (1987-09-01), Phillips
patent: 4847805 (1989-07-01), Ishii et al.
patent: 4868822 (1989-09-01), Scott et al.
patent: 4914659 (1990-04-01), Erickson
patent: 4954942 (1990-09-01), Masuda et al.
patent: 4989207 (1991-01-01), Polstra
patent: 5073968 (1991-12-01), Morrison
patent: 5263143 (1993-11-01), Robinson et al.
patent: 5321828 (1994-06-01), Phillips
patent: 5390323 (1995-02-01), Newell et al.
patent: 5446876 (1995-08-01), Levine et al.
patent: 5479652 (1995-12-01), Dreyer
patent: 5615357 (1997-03-01), Ball
patent: 5640542 (1997-06-01), Whitsel et al.
patent: 5642478 (1997-06-01), Chen et al.
patent: 5664169 (1997-09-01), Dahlberg
patent: 5680542 (1997-10-01), Mulchandani et al.
patent: 5689694 (1997-11-01), Funyu
patent: 5748878 (1998-05-01), Rees
Grammar Engine
Nickey Donald O.
Palys Joseph E.
LandOfFree
System for providing real-time code coverage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for providing real-time code coverage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for providing real-time code coverage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2050268