Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration – Loading initialization program
Reexamination Certificate
1998-11-05
2001-09-04
Lee, Thomas (Department: 2182)
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
Loading initialization program
C709S221000, C711S102000
Reexamination Certificate
active
06286096
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to a BIOS (basic input output system) memorizing and controlling system which memorizes and controls BIOS data.
DESCRIPTION OF THE PRIOR ART
In the manner which will be described, a conventional BIOS memorizing and controlling system comprises a central processing unit, a memory controller, a main memory device, a system controller, a flash ROM, a hard disk controller, and a hard disk. The flash ROM memorizes BIOS data.
The central processing unit starts, at a time of input of a power source, to read an initial command. In response to the operation of the central processing unit, the system controller transfers the BIOS data from the flash ROM to the central processing unit; The central processing unit continues reading the BIOS data from the flash ROM so that the central processing unit can executes a command.
However, the conventional BIOS memorizing and controlling system has a disadvantage that the conventional BIOS memorizing and controlling system has a great size because the conventional BIOS memorizing and controlling system needs the flash ROM which memorizes the BIOS data. Also, the conventional BIOS memorizing and controlling system has a disadvantage that it is difficult to accommodate an increase in the amount of the BIOS data because the capacity of the flash ROM which memorizes the BIOS data is small.
SUMMARY OF THE INVENTION
It is therefore an object of this invention to provide BIOS memorizing and controlling system and method which is capable of miniaturizing and accommodating an increase in the amount of BIOS data.
Other objects of this invention will become clear as the description proceeds.
According to a first aspect of this invention, there is provided a BIOS memorizing and controlling system which comprises a central processing unit, a main memory device, and a fixed memory device which are, each connected to other, the BIOS holding and controlling system comprising:
data memorizing means for memorizing BIOS data in a predetermined area of the fixed memory device;
initial state holding means of holding an initial state of the central processing unit from input of a power source until the initial state holding means is supplied with an initial state release signal;
data transferring means connected to the data memorizing means and to the main memory device for transferring the BIOS data of the data memorizing means to the main memory device in a time interval of the initial state of the central processing unit, the data transferring means producing and supplying the initial state release signal to the initial state holding means after transfer of the BIOS data; and
access starting means connected to the central processing unit and to the data transferring means for making the central processing unit start to access to the main memory device when the access starting means is supplied with the initial state release signal from the data transferring means.
According to a second aspect of this invention, there is provided a BIOS memorizing and controlling system which comprises a central processing unit, a memory controller connected to the central processing unit, a main memory device connected to the memory controller, a system controller connected to the central processing unit and to memory controller, a hard disk controller connected to the central processing unit, to the memory controller, and to the system controller, and a hard disk connected to the hard disk controller, wherein:
the hard disk memorizing BIOS data in a predetermined area;
the system controller producing and supplying, at a time of input of a power source, an initial signal to the central processing unit;
the central processing unit being held at an initial state from reception of the initial signal until reception of an initial state release signal;
the hard disk controller and the memory controller transferring the BIOS data of the hard disk to the main memory device in a time interval of the initial state of the central processing unit, the hard disk controller producing and supplying the initial state release signal to the central processing unit through the system controller after transfer of the BIOS data; and
the central processing unit stating to access to the main memory device when the central processing unit is supplied with the initial state release signal from the hard disk controller.
According to a third aspect of this invention, there is provided a BIOS memorizing and controlling method in a BIOS memorizing and controlling system which comprises a central processing unit, a main memory device, and a fixed memory device which are, each other, connected, the BIOS holding and controlling method comprising:
a step of memorizing, by data memorizing means, BIOS data in a predetermined area of the fixed memory device;
a step of holding, by initial state holding means, an initial state of the central processing unit from input of a power source until the initial state holding means is supplied with an initial state release signal;
a step of transferring the BIOS data to the main memory device in a time interval of the initial state of the central processing unit, and of producing and supplying the initial state release signal to the initial state holding means after transfer of the BIOS data; and
a step of making, in response to the initial state release signal, the central processing unit start to access to the main memory de vice.
REFERENCES:
patent: 4896289 (1990-01-01), Svinicki et al.
patent: 5022077 (1991-06-01), Bealkowski et al.
patent: 5420998 (1995-05-01), Horning
patent: 5475848 (1995-12-01), Ikeda
patent: 5600801 (1997-02-01), Parks et al.
patent: 5610981 (1997-03-01), Mooney et al.
patent: 5687392 (1997-11-01), Rakdo
patent: 5787308 (1998-07-01), Suzuki et al.
patent: 5829012 (1998-10-01), Marlan et al.
patent: 5842012 (1998-11-01), Walker et al.
patent: 5892943 (1999-04-01), Rockford et al.
patent: 5978922 (1999-11-01), Arai et al.
patent: 6026465 (2000-02-01), Mills et al.
patent: 1-154226 (1989-06-01), None
patent: 1-292531 (1989-11-01), None
patent: 3-256127 (1991-11-01), None
patent: 4-88432 (1992-03-01), None
Foley & Lardner
Lee Thomas
Mai Rijue
NEC Corporation
LandOfFree
System for preventing a CPU from an input of a power source... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for preventing a CPU from an input of a power source..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for preventing a CPU from an input of a power source... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2479165