System for performing high speed burst operation in memory devic

Details System for performing high speed burst operation in memory devic System for performing high speed burst operation in memory devic

1997-11-12

1999-12-21

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Data transfer specifying

711105, 711111, 711167, 713401, 713501, 713600, G06F 104, G06F 112

Patent

active

060062908

ABSTRACT:
Disclosed a conrol method and an apparatus for performing high speed burst operation in memory device which can perform high speed burst read/write operations at a speed superior to be superior to an operation speed of a burst EDO mode type DRAM by shortening a CAS access time tCAC, and can produce an identical package using signals which are used in a memory device of a EDO mode type DRAM. The method comprising the steps of preparing an "Idle" status where an internal circuit is precharged after a "Power On" status, determining a read mode, a write mode, a read/write mode, or a write/read mode in accordance with a /WE signal at a falling edge of a /CAS signal in which a column address is inputted in a case of a "Row Open" status by an instruction which is inputted during the "Idle" status, and automatically returning to the "Row Open" status if an operation of the read, write, read/write, or write/read mode is ended. Accordingly, the present invention can be used for a 66 MHz bus clock frequency which can not be applied to the conventional burst EDO mode type DRAM, and for the next generation 75-100 MHz bus clocks frequency. Further, there is an advantage that the present invention does not use the external clock, unlike a synchronous type DRAM, thereby reducing the power consumption of the total memory system.

REFERENCES:
patent: 5386391 (1995-01-01), Watanabe
patent: 5577193 (1996-11-01), Butler et al.
patent: 5703829 (1997-12-01), Suzuki et al.
patent: 5737276 (1998-04-01), Shin et al.
patent: 5751656 (1998-05-01), Schaefer
patent: 5805873 (1998-09-01), Roy
patent: 5813023 (1998-09-01), McLaury
patent: 5857095 (1999-01-01), Jeddeloh et al.

Affiliated with

Also associated with

Rating

System for performing high speed burst operation in memory devic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for performing high speed burst operation in memory devic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for performing high speed burst operation in memory devic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-516624