System for performing DMA transfers where an interrupt request s

Details System for performing DMA transfers where an interrupt request s System for performing DMA transfers where an interrupt request s

1997-02-04

1999-11-02

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

710 32, 710260, G06F 1332

Patent

active

059788658

ABSTRACT:
A microcontroller is presented which is configurable to transfer data to and from one or more asynchronous serial ports (ASPs) using direct memory access (DMA), and having hardware features which cause each ASP to notify the microprocessor core (i.e., execution unit) when a data frame having a last data bit equal to a predetermined value is received. Such hardware features allow the execution unit to determine when complete data packets are received. Each ASP is adapted to receive serial communication data, and is configurable to generate an internal DMA request signal in response to the serial communication data. The serial communication data is transmitted within data frames, wherein each data frame includes multiple data bits transmitted sequentially between a start bit and one or more stop bits. The last data bit of the multiple data bits is transmitted immediately before the one or more stop bits. Each ASP is configurable to generate an ASP interrupt request signal when the value of the last of the multiple data bits is equal to a predetermined value, preferably when the last data bit is set to 1 as commonly used to signal the beginning or end of a data packet. Each ASP includes at least one configuration register, the contents of which determine the operation of the ASP. Generation of the ASP interrupt request signal and the internal DMA request signal is determined by the contents of at least one bit position within the configuration register.

REFERENCES:
patent: 4642791 (1987-02-01), Mallozzi e tal.
patent: 4646261 (1987-02-01), Ng
patent: 4974223 (1990-11-01), Ancheta e al.
patent: 5197129 (1993-03-01), Kayama et al.
patent: 5313454 (1994-05-01), Bustini et al.
patent: 5325493 (1994-06-01), Herrell et al.
patent: 5481678 (1996-01-01), Kondo et al.
patent: 5633865 (1997-05-01), Short
patent: 5761453 (1998-06-01), Anderson et al.

Affiliated with

Also associated with

Rating

System for performing DMA transfers where an interrupt request s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for performing DMA transfers where an interrupt request s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for performing DMA transfers where an interrupt request s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2150515