Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-02-18
2000-05-02
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710 8, 710100, 710101, 710102, 710107, 710126, 710128, 710129, G06F 1300
Patent
active
060584432
ABSTRACT:
A first integrated circuit includes interface logic between legacy devices and an expansion bus. A second integrated circuit provides input and output terminals for the interface logic. A bus couples the first and second integrated circuits and transfers data substantially continuously between the first and second integrated circuits. The data includes output signals from the interface logic which is provided to the output terminals of the second integrated circuit and input signals for the interface logic from the input terminals of the second integrated circuit. The data is transferred between the first and second integrated circuits in frames which includes a predetermined number of data bits and preassigned slots for the states of the input and output signals, so as to continuously transfer the state of the input and output signals to and from the input and output pins of the second integrated circuit at a predetermined rate. The second integrated circuit includes input/output terminals to couple to legacy devices such as a keyboard, a mouse, a game port, a musical instrument digital interface (MIDI) port, a floppy drive, a PC speaker and an infrared port.
REFERENCES:
patent: 4447881 (1984-05-01), Brantingham et al.
patent: 4519034 (1985-05-01), Smith et al.
patent: 4683530 (1987-07-01), Quatse
patent: 4970410 (1990-11-01), Matsushita et al.
patent: 5390191 (1995-02-01), Shiono et al.
patent: 5410542 (1995-04-01), Gerbehy et al.
patent: 5455740 (1995-10-01), Burns
patent: 5469082 (1995-11-01), Bullinger et al.
patent: 5526365 (1996-06-01), Whetsel
patent: 5553220 (1996-09-01), Keene
patent: 5557757 (1996-09-01), Gephardt et al.
patent: 5566306 (1996-10-01), Ishida
patent: 5634014 (1997-05-01), Gist et al.
patent: 5671443 (1997-09-01), Stauffer et al.
patent: 5696912 (1997-12-01), Bicevskis et al.
patent: 5727171 (1998-03-01), Iachetta et al.
patent: 5734840 (1998-03-01), Chew et al.
patent: 5740387 (1998-04-01), Lambrecht
patent: 5765186 (1998-06-01), Searby
patent: 5812800 (1998-09-01), Gulick et al.
patent: 5816921 (1998-10-01), Hosokawa
patent: 5819034 (1998-10-01), Joseph et al.
patent: 5867723 (1999-02-01), Chin et al.
Fernald, Kenneth W. et al., A System Architecture for Intelligent Implantable Bioelementry Instruments, IEEE Engineering in Medicine & Biology Society 11.sup.th Annual International Conference, 1989, pp. 1411-1412.
Bertstein, Herbert, "Gute Bus-Verbindungen", 2087 Electronik 43(1994)Sep. 6, No. 18, Poing, DE, pp. 110-115.
Intel, "82371FB (PIIX) and 82371SB (PIIX3) PCI ISA IDE Xcelerator", May 1996, pp. 1-118.
Common Architecture, "Desktop PC/AT systems", Mar. 21, 1996, Version .93 Preliminary, pp. 1-26.
Advanced Micro Devices, "AM7968/Am7969 TAXIchip.TM. Article Reprints", Jan. 22, 1987, pp. 1-77, particularly pp. 67-72.
Advanced Micro Devices , Inc.
Jean Frantz B.
Sheikh Ayaz R.
LandOfFree
System for partitioning PC chipset functions into logic and port does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for partitioning PC chipset functions into logic and port, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for partitioning PC chipset functions into logic and port will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1602223