System for optimizing buffers in integrated circuit design...

Details System for optimizing buffers in integrated circuit design... System for optimizing buffers in integrated circuit design...

2005-06-21

2005-06-21

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06910197

ABSTRACT:
A method for optimizing buffers in an integrated circuit design. The method includes identifying paths and nodes within the integrated circuit design, determining node overlap within the integrated circuit design, calculating possible solutions for addressing timing violations within the integrated circuit design, choosing a solution for addressing timing violations, inserting buffers at particular nodes of the integrated circuit design, and repeating the calculated possible solutions wherein choosing a solution and inserting buffers at particular nodes to address timing violations are within the integrated circuit design.

REFERENCES:
patent: 5623608 (1997-04-01), Ng
patent: 5958027 (1999-09-01), Gulick
patent: 6392747 (2002-05-01), Allen et al.
patent: 6550045 (2003-04-01), Lu et al.
patent: 2004/0123261 (2004-06-01), Alpert et al.

Affiliated with

Also associated with

Rating

System for optimizing buffers in integrated circuit design... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for optimizing buffers in integrated circuit design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for optimizing buffers in integrated circuit design... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3475285