System for improving a logic circuit and associated methods

Details System for improving a logic circuit and associated methods System for improving a logic circuit and associated methods

2011-02-22

2011-02-22

Lin, Sun J (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07895539

ABSTRACT:
A system for improving a logic circuit may include a processor, and a logic circuit analyzer in communication with the processor to model a plurality of nets. The system may also include an interface in communication with the logic circuit analyzer to select a target slack-value for each one of the plurality of nets. The logic circuit analyzer may determine a slack-value for each net. In addition, the logic circuit analyzer may selectively reduce resistive-capacitive delay for each net respectively if the determined slack-value is less than the target slack-value for each respective net.

REFERENCES:
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5475607 (1995-12-01), Apte et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5648913 (1997-07-01), Bennett et al.
patent: 5815406 (1998-09-01), Golla et al.
patent: 6347393 (2002-02-01), Alpert et al.
patent: 6507938 (2003-01-01), Roy-Neogi et al.
patent: 6904585 (2005-06-01), Brittain et al.
patent: 7010767 (2006-03-01), Elassaad et al.
patent: 7013438 (2006-03-01), Saldanha et al.
patent: 7206967 (2007-04-01), Marti et al.
patent: 7480886 (2009-01-01), Carney et al.
patent: 2006/0112364 (2006-05-01), Alpert et al.
P. Bai et al, “A 65nm Logic Technology Featuring 35nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57 um2 SRAM Cell”, 4 pages, IEEE Jan. 4, 2004.
U.S. Appl. No. 11/334,256 Non-Final Office Action mailed Jan. 16, 2008.
U.S. Appl. No. 11/334,256 Office Communication mailed Oct. 10, 2008.
U.S. Appl. No. 11/334,256 Notice of Allowance mailed Sep. 12, 2008.

Affiliated with

Also associated with

Rating

System for improving a logic circuit and associated methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for improving a logic circuit and associated methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for improving a logic circuit and associated methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2639507