Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-07-08
1999-04-13
Lee, Thomas C.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711129, 711136, 711153, 711117, G06F 1300
Patent
active
058945644
ABSTRACT:
An information handling system includes one or more processing units, a memory management unit, connected to the processor, and to a memory system, a cache management unit, one or more levels of cache memory associated with the one or more processors, an I/O controller connected to a bus which connects to the processing units and to the memory systems and to cache, the I/O controller controlling various input/output devices such as a keyboard, a mouse, a display device, communications adapters and the like, and a remote storage controller for controlling one or more direct access storage devices. Cache management unit further includes an optimized block transfer circuit for identifying starting and ending addresses of modified segments of data blocks and the cache unit.
REFERENCES:
patent: 3241125 (1966-03-01), Tomasulo et al.
patent: 3643225 (1972-02-01), Rice et al.
patent: 3803555 (1974-04-01), Mayne et al.
patent: 3969722 (1976-07-01), Danco et al.
patent: 3969723 (1976-07-01), Kennicott
patent: 4189781 (1980-02-01), Douglas
patent: 4437155 (1984-03-01), Sawyer et al.
patent: 4463424 (1984-07-01), Mattson et al.
patent: 4464712 (1984-08-01), Fletcher
patent: 4523275 (1985-06-01), Swenson et al.
patent: 4899275 (1990-02-01), Sachs et al.
patent: 4905141 (1990-02-01), Brenza
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4977498 (1990-12-01), Rastegar et al.
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5173854 (1992-12-01), Kaufman et al.
patent: 5195101 (1993-03-01), Guenthner et al.
patent: 5239466 (1993-08-01), Morgan et al.
patent: 5251303 (1993-10-01), Fogg, Jr. et al.
patent: 5255384 (1993-10-01), Sachs et al.
patent: 5263144 (1993-11-01), Zurawski et al.
patent: 5293618 (1994-03-01), Tandi et al.
patent: 5353430 (1994-10-01), Lautzenheiser
patent: 5357623 (1994-10-01), Megory-Cohen
patent: 5394531 (1995-02-01), Smith
patent: 5408651 (1995-04-01), Flocken et al.
patent: 5420965 (1995-05-01), Barker, III
patent: 5479635 (1995-12-01), Kametani
patent: 5493668 (1996-02-01), Elko et al.
patent: 5537635 (1996-07-01), Douglas
patent: 5544341 (1996-08-01), Nakagawa et al.
patent: 5574736 (1996-11-01), Bandy
patent: 5581737 (1996-12-01), Dahlen et al.
patent: 5661848 (1997-08-01), Bonke et al.
patent: 5671405 (1997-09-01), Wu et al.
patent: 5678024 (1997-10-01), Wagar et al.
patent: 5678064 (1997-10-01), Kulik et al.
patent: 5758339 (1998-05-01), Barton et al.
E. Anemojanis; IBM Technical Disclosure Bulletin; "Optimized Data Transfer Function for Memory Cell Map Buffers;" IBM Corp. 1983; vol. 26, No. 2, Jul. 1983; pp. 575-576.
England Anthony V. S.
International Business Machines - Corporation
Lee Thomas C.
Smith Michael G.
LandOfFree
System for identifying memory segment bounded by previously acce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for identifying memory segment bounded by previously acce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for identifying memory segment bounded by previously acce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-227397