System for handling memory requests and method thereof

Details System for handling memory requests and method thereof System for handling memory requests and method thereof

2007-07-03

2007-07-03

Bragdon, Reginald (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S133000, C711S136000, C711S141000, C711S160000

Reexamination Certificate

active

09963861

ABSTRACT:
A system and methods are shown for handling multiple target memory requests. Memory read requests generated by a peripheral component interconnect (PCI) client are received by a PCI bus controller. The PCI bus controller passes the memory request to a memory controller used to access main memory. The memory controller passes the memory request to a bus interface unit used to access cache memory and a processor. The bus interface unit determines if cache memory can be used to provide the data associated with the PCI client's memory request. While the bus interface unit determines if cache memory may be used, the memory controller continues to process the memory request to main memory. If cache memory can be used, the bus interface unit provides the data to the PCI client and sends a notification to the memory controller. The memory controller identifies the memory request, or returned data associated with the request, and discards it to ensure no data is returned to the bus controller from the memory controller. Once the data is received from the bus interface unit, the bus controller is free to send new memory read requests to the memory controller.

REFERENCES:
patent: 5325508 (1994-06-01), Parks et al.
patent: 6052772 (2000-04-01), Kark et al.
patent: 6202101 (2001-03-01), Chin et al.
patent: 6219711 (2001-04-01), Chari
patent: 6237064 (2001-05-01), Kumar et al.
patent: 6314472 (2001-11-01), Trieu et al.
patent: 6427188 (2002-07-01), Lyon et al.
patent: 6446143 (2002-09-01), Razdan et al.
patent: 6457075 (2002-09-01), Koutsoures
patent: 6470428 (2002-10-01), Milway et al.
patent: 6505199 (2003-01-01), Nakano et al.
patent: 6625707 (2003-09-01), Bormann

Affiliated with

Also associated with

Rating

System for handling memory requests and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for handling memory requests and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for handling memory requests and method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3791141