Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2008-05-27
2008-05-27
An, Meng-Al T. (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C711S112000, C710S241000
Reexamination Certificate
active
10626192
ABSTRACT:
A system and method is provided for delaying a priority boost of an execution thread. When a thread prepares to enter a critical section of code, such as when the thread utilizes a shared system resource, a user mode accessible data area is updated indicating that the thread is in a critical section and, if the kernel receives a preemption event, the priority boost that the thread should receive. If the kernel receives a preemption event before the thread finishes the critical section, the kernel applies the priority boost on behalf of the thread. Often, the thread will finish the critical section without having to have its priority actually boosted. If the thread does receive an actual priority boost then, after the critical section is finished, the kernel resets the thread's priority to a normal level.
REFERENCES:
patent: 4418385 (1983-11-01), Bourrez
patent: 5220653 (1993-06-01), Miro
patent: 5247675 (1993-09-01), Farrell et al.
patent: 5333319 (1994-07-01), Silen
patent: 5428789 (1995-06-01), Waldron, III
patent: 5469560 (1995-11-01), Beglin
patent: 5515538 (1996-05-01), Kleiman
patent: 5630128 (1997-05-01), Farrell et al.
patent: 5752031 (1998-05-01), Cutler et al.
patent: 5937187 (1999-08-01), Kosche et al.
patent: 5946466 (1999-08-01), Adiga et al.
patent: 6108683 (2000-08-01), Kamada et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6263359 (2001-07-01), Fong et al.
patent: 2001/0056456 (2001-12-01), Cota-Robles
patent: 2002/0078119 (2002-06-01), Brenner et al.
patent: 2002/0124042 (2002-09-01), Melamed et al.
patent: 2002/0129227 (2002-09-01), Arakawa
patent: 2002/0178208 (2002-11-01), Hutchison et al.
patent: 2002/0184290 (2002-12-01), Olszewski et al.
patent: 2006/0037025 (2006-02-01), Janssen et al.
patent: 11327921 (1999-11-01), None
Fiske et al., “Thread Prioritization: a thread scheduling mechanism for multiple-context parallel processors,” High-Performance Computer Architecture, Jan. 1995, p. 210-221.
“Deterministic Priority Inversion Method for Personal Computers,” IBM Technical Disclosure Bulletin, May 1995, vol. 38, No. 05, p. 271-276.
“Providing an Application with Limited Control of Preemption,” IBM Technical Disclosure Bulletin, Sep. 1995, vol. 38, No. 09, p. 187-188.
“Lock priority boosting in an MP system with multiple run queues,” IBM Research Disclosure, Jan. 2001, p. 174.
Accapadi Jos Manuel
Dunshea Andrew
Michel Dirk
Van Fleet James W.
An Meng-Al T.
Flynn John D.
International Business Machines - Corporation
Van Leeuwen & Van Leeuwen
Zhe MengYao
LandOfFree
System for delaying priority boost in a priority offset... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for delaying priority boost in a priority offset..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for delaying priority boost in a priority offset... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3927689