System for creating a physical hierarchy of a chip without...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000

Reexamination Certificate

active

07117473

ABSTRACT:
A floor planner tool for integrated circuit design which provides tools and displays for a designer to create a floor plan to define desired placement of circuits defined in a logical netlist by creating a physical hierarchy comprised of nested pblocks. Each pblock is a data structure which contains data which defines which circuits from the logical netlist are assigned to it. Each pblock stands alone and can be input to a place and route tool without the rest of the physical hierarchy. Each pblock data structure contains pointers to the circuits on the netlist assigned to that plbock, identifies other pblocks nested within it and contains at least a list of boundary pins for that pblock.

REFERENCES:
patent: 5140526 (1992-08-01), McDermoth et al.
patent: 5499191 (1996-03-01), Young
patent: 5513119 (1996-04-01), Moore et al.
patent: 5617327 (1997-04-01), Duncan
patent: 6170080 (2001-01-01), Ginetti et al.
patent: 6189131 (2001-02-01), Graef et al.
patent: 6408422 (2002-06-01), Hwang et al.
patent: 6631508 (2003-10-01), Williams
patent: 6711729 (2004-03-01), McElvain et al.
patent: 2004/0078767 (2004-04-01), Burks et al.
patent: 2005/0198605 (2005-09-01), Knol et al.
patent: 2005/0204315 (2005-09-01), Knol et al.
Wang, Maogang, et al., “Multi-Million Gate FPGA Physical Design Challenges,” ICCAD '03, Nov. 11-13, 2003, pp. 891-898, Available from ICCAD, San Jose, California, USA.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System for creating a physical hierarchy of a chip without... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for creating a physical hierarchy of a chip without..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for creating a physical hierarchy of a chip without... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3686377

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.