System for controlling stop clock interrupt mode according to us

Details System for controlling stop clock interrupt mode according to us System for controlling stop clock interrupt mode according to us

1995-06-20

1998-05-19

Lee, Thomas C.

39575004, 39575005, 395557, G06F 100, G06F 132

Patent

active

057548838

ABSTRACT:
A method and device for controlling a CPU stop clock interrupt of a computer system. The device includes an idle detector and a control processor. A CPU having a stop clock interrupt mode receives a stop clock interrupt signal and initiates and terminates the stop clock interrupt mode according to a logic state of the stop clock interrupt signal. The control processor receives a signal representing an idle condition of the computer system from the idle detector, an alternate signal for idle detector control of the CPU stop clock interrupt mode, and a control signal for forcing the CPU to resume a normal mode by clearing the stop clock interrupt mode. The idle condition can be defined by a computer user according to a selection of predetermined times during which no user inputs are received by the computer system. The method includes monitoring the idle condition signal, monitoring the alternate signal for idle detector control of the stop clock interrupt mode and monitoring the control signal for forcing the CPU to resume a normal mode by clearing the stop clock interrupt mode. The stop clock interrupt signal is output having a logic state corresponding to the logic combination of the monitored signals.

REFERENCES:
patent: 4780843 (1988-10-01), Tietjen
patent: 4851987 (1989-07-01), Day
patent: 5189647 (1993-02-01), Suzuki et al.
patent: 5201059 (1993-04-01), Nguyen
patent: 5239652 (1993-08-01), Seibert et al.
patent: 5349688 (1994-09-01), Nguyen
patent: 5355501 (1994-10-01), Gross et al.
patent: 5361392 (1994-11-01), Fourcroy et al.
patent: 5371693 (1994-12-01), Nakazoe
patent: 5390350 (1995-02-01), Chung et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5396635 (1995-03-01), Fung
patent: 5423045 (1995-06-01), Kannan et al.
patent: 5546568 (1996-08-01), Bland et al.
patent: 5551044 (1996-08-01), Shah et al.
patent: 5560020 (1996-09-01), Nakatani et al.
patent: 5613135 (1997-03-01), Sakai et al.
patent: 5617572 (1997-04-01), Pears et al.

Affiliated with

Also associated with

Rating

System for controlling stop clock interrupt mode according to us does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for controlling stop clock interrupt mode according to us, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for controlling stop clock interrupt mode according to us will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1864705