Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2005-04-13
2008-08-26
Connolly, Mark (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
C713S320000, C713S323000, C713S324000
Reexamination Certificate
active
07418605
ABSTRACT:
A method for reducing power consumption in an integrated circuit and an integrated circuit having a power reduction feature. The integrated circuit has at least two functional circuit blocks and two upper supply rails. A first upper supply rail is coupled to the first functional circuit block and a second upper supply rail is coupled to the second functional circuit block. A lower supply rail is coupled to the first and second functional circuit blocks. In an active mode of operation, a first source of operating potential is electrically coupled to the first upper supply rail and a second source of operating potential is electrically coupled to the second upper supply rail. In an idle mode of operation, the first upper supply rail remains electrically coupled to the first source of operating potential and the second source of operating potential is electrically decoupled from the second functional circuit block.
REFERENCES:
patent: 5504910 (1996-04-01), Wisor et al.
patent: 5787294 (1998-07-01), Evoy
patent: 6941479 (2005-09-01), Sugiura
patent: 6968469 (2005-11-01), Fleischmann et al.
patent: 2007/0016808 (2007-01-01), Bhunia et al.
patent: 0949629 (1999-10-01), None
Uyemura John P., CMOS Logic Circut Design, 2001, Kluwer Academic Publishers, pp. 67-70 and 83-93.
National Semiconductor, RAM Keep-Alive, May 1980, COP Brief 6, pp. 1-2.
National Semiconductor, COP410L/COP411L/COP310L/COP311L Single-Chip N-Channel Microcontrollers, Mar. 1992, pp. 1-20.
American Microsemiconductor, Diode Tutorial, pp. 1-3.
American Microsemiconductor, Diode Tutorial, Aug. 31, 2000, pp. 1-3.
Calhoun, Benton H. and Chandraksan, P., Standby Power Reduction Using Dynamic Voltage Scaling and Canary Flip-Flop Structures; IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1504-1511.
Advanced Micro Devices , Inc.
Connolly Mark
Farjami & Farjami LLP
LandOfFree
System for controlling power to sequential and combinatorial... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for controlling power to sequential and combinatorial..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for controlling power to sequential and combinatorial... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4014454