Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Patent
1995-04-21
1999-10-05
Bragdon, Reginald G.
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
711153, 711162, 39518204, 395846, G06F 1216, G06F 1116
Patent
active
059639768
ABSTRACT:
A shared storage configuration system for use in a computer system includes a plurality of processing modules. Each of the processing modules includes at least a main storage unit, a central processing unit and a connecting unit for connection to a system bus. The shared storage system also includes a plurality of shared storage modules. Each of the shared storage modules includes a shared storage unit and a connection unit for connection to the system bus. A space inherent in the processing modules is accessible by physical addresses of said central processing unit of each of the processing modules. A shared storage space is accessible by the physical addresses of said central processing unit of each of the processing modules. Further, the shared storage space is divided into a partially-shared storage space, a duplex configuration of the shared storage module is defined for each part of the partially-shared storage space, and another shared storage module is specified having an inverted value in a specific bit of its unit ID, in contrast with a unit ID of the shared storage module corresponding thereto.
REFERENCES:
patent: 3480914 (1969-11-01), Schlaeppi
patent: 3576982 (1971-05-01), Duke
patent: 4130865 (1978-12-01), Heart et al.
patent: 4313161 (1982-01-01), Hardin et al.
patent: 4403283 (1983-09-01), Myritti et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4710868 (1987-12-01), Cocke et al.
patent: 4774712 (1988-09-01), Lewis
patent: 4805097 (1989-02-01), De Sanna
patent: 4823256 (1989-04-01), Bishop et al.
patent: 4914654 (1990-04-01), Matsuda et al.
patent: 5210847 (1993-05-01), Thome et al.
patent: 5237567 (1993-08-01), Nay et al.
patent: 5276684 (1994-01-01), Pearson
patent: 5430866 (1995-07-01), Lawrence et al.
patent: 5544347 (1996-08-01), Yanai et al.
Kabemoto, Akira and Hiroshi Yoshida, "The Architecture of the Sure System 2000 Communications Processor", IEEE Micro, Aug. 1991, vol. 11, No. 4; pp. 28-31, 73-78.
"Department RAID Subsystems No-Fault Insurance"; Infoworld; Feb. 27, 1995;
"Disk Array Performance in a Random IO Environment"; Thomas M. Olson; Computer Architecture News; 1989; pp. 71-77.
Patent Abstracts of Japan, vol. 10, No. 19 (P-423) Jan. 24, 1986 & JP-A-60 173 655 (Nippon Denshin Denwa Kosha) Sep. 7, 1985.
Kabemoto Akira
Ogawa Toshio
Shioya Katsuhiko
Bragdon Reginald G.
Fujitsu Limited
LandOfFree
System for configuring a duplex shared storage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for configuring a duplex shared storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for configuring a duplex shared storage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1183816