Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-03-08
1998-11-03
Barry, Lance Leonard
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711150, G06F 1300
Patent
active
058322779
ABSTRACT:
A processor on an add-on card that arbitrates demand on a memory unit on the add-on card. The processor and memory unit are used for the underlying functionality of the add-on card. The processor determines an appropriate time to allow interface operations to the memory unit when the memory unit is not already being accessed for the underlying functionality of the card. By using the processor and memory unit on the add-on card for interface operations to the host computer, the add-on interface circuitry on the add-on card can be minimized and simplified.
REFERENCES:
patent: 4263670 (1981-04-01), Sherman
patent: 4549273 (1985-10-01), Tin
patent: 4809269 (1989-02-01), Gulick
patent: 5467461 (1995-11-01), Nasu et al.
patent: 5532898 (1996-07-01), Price
patent: 5581720 (1996-12-01), Kaba
patent: 5608324 (1997-03-01), Yoshida
patent: 5608607 (1997-03-01), Dittmer
patent: 5617291 (1997-04-01), Fujii et al.
Chaveriat Brett W.
Elnashar Khodor S.
Suffern Robert C.
Sullivan Ronald J.
3 Com Corporation
Barry Lance Leonard
LandOfFree
System for arbitrating demand on memory during configuration of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for arbitrating demand on memory during configuration of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for arbitrating demand on memory during configuration of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-701924