Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2005-07-26
2005-07-26
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S213000
Reexamination Certificate
active
06922767
ABSTRACT:
A computational circuit for generating a predicted address value includes an instruction field that contains an instruction value. A value immediate field is associated with the instruction field and includes a offset value and a first subset of lower-order bits. An effective address cache stores a plurality of higher-order bits of a plurality of recently-accessed memory addresses and reads out a value corresponding to a second subset of higher-order bits of a memory address that corresponds to the first subset of lower-order bits. A circuit concatenates the second subset, the first subset and the offset value, thereby generating the predicted address value.
REFERENCES:
patent: 5394533 (1995-02-01), Doi et al.
patent: 5826074 (1998-10-01), Blomgren
patent: 6014734 (2000-01-01), Tran et al.
patent: 6016545 (2000-01-01), Mahalingaiah et al.
patent: 6622209 (2003-09-01), McCormick, Jr.
patent: 6675279 (2004-01-01), Arimilli et al.
patent: 6785798 (2004-08-01), Chou
patent: 0286260 (1988-10-01), None
Eickemeyer Richard J.
Luick David A.
Arnall Golden & Gregory LLP
Bataille Pierre-Michel
LandOfFree
System for allowing only a partial value prediction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for allowing only a partial value prediction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for allowing only a partial value prediction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3398375