Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-02-02
2000-04-04
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
327158, 327170, 327262, 361 18, G06F 1314
Patent
active
060473460
ABSTRACT:
An interface circuit providing a high speed bus. According to one embodiment, the interface circuitry includes a plurality of I/O pins coupled to a plurality of bus drivers, wherein each bus driver is configured to adjust the rise time, fall time, and drive strength of outputs signal on the I/O pins based on process-voltage-temperature ("PVT") conditions. The circuitry used to adjust the I/O outputs includes a slew rate control circuit, a current control circuit, and a delay lock loop ("DLL").
REFERENCES:
patent: 4338569 (1982-07-01), Petrich
patent: 4884041 (1989-11-01), Walker
patent: 5180994 (1993-01-01), Martin et al.
patent: 5223755 (1993-06-01), Richley
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5399995 (1995-03-01), Kardontchik et al.
patent: 5451894 (1995-09-01), Guo
patent: 5485490 (1996-01-01), Leung et al.
patent: 5506815 (1996-04-01), Hsieh et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5532633 (1996-07-01), Kawai
patent: 5534805 (1996-07-01), Miyazaki et al.
patent: 5537070 (1996-07-01), Risinger
patent: 5550783 (1996-08-01), Stephens, Jr. et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5568081 (1996-10-01), Lui et al.
patent: 5570054 (1996-10-01), Takla
patent: 5614855 (1997-03-01), Lee et al.
patent: 5673295 (1997-09-01), Read et al.
patent: 5712883 (1998-01-01), Miller et al.
patent: 5712884 (1998-01-01), Jeong
patent: 5744991 (1998-04-01), Jefferson et al.
patent: 5745792 (1998-04-01), Jost
patent: 5764092 (1998-06-01), Wada et al.
patent: 5774315 (1998-06-01), Mussenden
patent: 5799051 (1998-08-01), Leung et al.
patent: 5801985 (1998-09-01), Roohparvar et al.
patent: 5841296 (1998-11-01), Churcher et al.
patent: 5887150 (1999-03-01), Schneider et al.
patent: 5890014 (1999-03-01), Long
Thomas H. Lee, et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM," IEEE Journal of Solid State Circuits, vol. 29, No. 12, Dec. 1994, 6 pgs.
Edmund A. Reese, et al., "FA 18.4: A Phase-Tolerant 3.8GB/s Data-Communication Router for a Multiprocessor Supercomputer Backplane," ISSC94/Session 18/High-Performance Logic And Circuit Techniques/Paper FA 18.4, 1994 IEEE, 4 pgs.
Satoru Tanoi, et al., "A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using Two-Loop Architecture," IEEE Journal of Solid State Circuits, vol. 31, No. 4, Apr. 1996, pp. 487-491.
Andre DeHon, "In-System Timing Extraction and Control through Scan-Based, Test-Access Ports," M.I.T. Transit Project, Transit Note #102, Jan. 1994, 19 pgs.
Atsushi Hatakeyama, et al. "A 256Mb SDRAM Using a Register-Controlled Digital DLL," ISSCC97/Session4/DRAM/Paper TP4.5, 1997 IEEE, 2 pgs.
Stefanos Sidiropoulos and Mark Horowitz, "A Semi-Digital DLL with Unlimited Phase Shift Capability and 0.08-400MHz Operating Range," ISSCC97/Session 20/Clocking and I/O/Paper SA 20.2, 1997 IEEE, 5 pgs.
PCT Search Report, Int'l application PCT/US98/02053, mailed Aug. 12, 1998, 5 pgs.
Lee, Thomas H., A. 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM, IEEE Journal, vol. 29, No. 12, Dec. 1994.
Chan Yiu-Fai
Ho Tsyr-Chyang
Lau Benedict C.
Patel Samir A.
Wei Jason
Elamin Abdelmoniem
Lee Thomas C.
Rambus Inc.
LandOfFree
System for adjusting slew rate on an output of a drive circuit b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for adjusting slew rate on an output of a drive circuit b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for adjusting slew rate on an output of a drive circuit b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-374720